2018 International Conference on Field-Programmable Technology (FPT 2018)

Naha, Okinawa, Japan 10-14 December 2018



IEEE Catalog Number: CFP18528-POD

ISBN:

978-1-7281-0215-3

Copyright \odot 2018 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP18528-POD

 ISBN (Print-On-Demand):
 978-1-7281-0215-3

 ISBN (Online):
 978-1-7281-0214-6

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2018 International Conference on Field-Programmable Technology (FPT) FPT 2018

Table of Contents

Message from the General Chair and Program Co-Chairs xiy Conference Organization xyi
Program Committee xviii
Supporters xx
Keynotes
FPGA Accelerated HPC and Data Analytics .1
Accelerator-in-Switch: A Novel Cooperation Framework for FPGAs and GPUs .2
Novel Neural Network Applications on New Python Enabled Platforms .3. **Kees Vissers (Xilinx)**
Invited Speaker
Digital Transformation of Automobile and Mobility Service 4. Hiroshi Miyata (Fujitsu Laboratories Limited)
Oral Session 1: Neural Networks
Dither NN: An Accurate Neural Network with Dithering for Low Bit-Precision Hardware 9. Kota Ando (Hokkaido University), Kodai Ueyoshi (Hokkaido University), Yuka Oba (Hokkaido University), Kazutoshi Hirose (Hokkaido University), Ryota Uematsu (Hokkaido University), Takumi Kudo (Hokkaido University), Masayuki Ikebe (Hokkaido University), Tetsuya Asai (Hokkaido University), Shinya Takamaeda-Yamazaki (Hokkaido University), and Masato Motomura (Hokkaido University)
A Real-Time Object Detection Accelerator with Compressed SSDLite on FPGA .17. Hongxiang Fan (Imperial College London), Shuanglong Liu (Imperial College London), Martin Ferianc (Imperial College London), Ho-Cheung Ng (Imperial College London), Zhiqiang Que (Imperial College London), Shen Liu (Imperial College London), Xinyu Niu (Corerain Technologies Ltd.), and Wayne Luk (Imperial College London)

mplementing NEF Neural Networks on Embedded FPGAs .25. Benjamin Morcos (University of Waterloo, Applied Brain Research Inc.), Terrence C. Stewart (Applied Brain Research Inc.), Chris Eliasmith (Applied Brain Research Inc.), and Nachiket Kapre (University of Waterloo)
Memory-Efficient Architecture for Accelerating Generative Networks on FPGA .33
Oral Session 2: High Level Synthesis
Live Migration for OpenCL FPGA Accelerators 41
An Empirically Guided Optimization Framework for FPGA OpenCL 49
Software-Specified FPGA Accelerators for Elementary Functions .57
Scaling Up Loop Pipelining for High-Level Synthesis: A Non-iterative Approach .65
Application Acceleration on FPGAs with OmpSs@FPGA .73 Jaume Bosch (Barcelona Supercomputing Center), Xubin Tan (Barcelona Supercomputing Center), Antonio Filgueras (Barcelona Supercomputing Center), Miquel Vidal (Barcelona Supercomputing Center), Marc Mateu (Barcelona Supercomputing Center), Daniel Jiménez-González (Universitat Politècnica de Catalunya), Carlos Álvarez (Universitat Politècnica de Catalunya), Xavier Martorell (Universitat Politècnica de Catalunya), Eduard Ayguade (Barcelona Supercomputing Center), and Jesus Labarta (Barcelona Supercomputing Center)
Oral Session 3: Stream Processing
FLiMS: Fast Lightweight Merge Sorter .8.1
Very Massive Hardware Merge Sorter .89

Stream-Based ORB Feature Extractor with Dynamic Power Optimization 97. Phong Tran (University of Technology, Vietnam), Thinh Hung Pham (Nanyang Technological University, Singapore), Siew Kei Lam (Nanyang Technological University, Singapore), Meiqing Wu (Nanyang Technological University, Singapore), and Bhavan A Jasani (Carnegie Mellon University, United States)
R3SGM: Real-Time Raster-Respecting Semi-Global Matching for Power-Constrained Systems .105
Oral Session 4: Design Methodologies and Tools
Tatum: Parallel Timing Analysis for Faster Design Cycles and Improved Optimization 113
SAT Based Place-And-Route for High-Speed Designs on 2.5D FPGAs .121. Chirag Ravishankar (Xilinx Inc), Henri Fraisse (Xilinx Inc), and Dinesh Gaitonde (Xilinx Inc)
Compact Area and Performance Modelling for CGRA Architecture Evaluation .129. Kuang-Ping Niu (University of Toronto) and Jason H. Anderson (University of Toronto)
Oral Session 5: Networking and Data Applications
MultiMQC: A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories .137
Ultra-Low-Latency and Flexible In-memory Key-Value Store System Design on CPU-FPGA .145
A Nearest Neighbor Search Engine Using Distance-Based Hashing .153. Toshitaka Ito (Hiroshima City University), Yuri Itotani (Hiroshima City University), Shin'ichi Wakabayashi (Hiroshima City University), Shinobu Nagayama (Hiroshima City University), and Masato Inagi (Hiroshima City University)
DaCO: A High-Performance Token Dataflow Coprocessor Overlay for FPGAs .161
Scheduling Algorithms for High Performance Network Switching on FPGAs: A Survey .169

Oral Session 6: Security and Dependability

Enabling Overclocking Through Algorithm-Level Error Detection 1.77. Thibaut Marty (Univ Rennes, Inria, CNRS, IRISA), Tomofumi Yuki (Univ Rennes, Inria, CNRS, IRISA), and Steven Derrien (Univ Rennes, Inria, CNRS, IRISA)
Secure Hardware Kernels Execution in CPU+FPGA Heterogeneous Cloud .185
A High-Speed Constant-Time Hardware Implementation of NTRUEncrypt SVES .193
Injecting FPGA Configuration Faults in Parallel 201. Shane Fleming (Imperial College London) and David Thomas (Imperial College London)
Oral Session 7: FPGA Architectures
Evaluating The Highly-Pipelined Intel Stratix 10 FPGA Architecture Using Open-Source Benchmarks .209 Tian Tan (University of Texas at Austin), Eriko Nurvitadhi (Intel Corporation), David Shih (Intel Corporation), and Derek Chiou (Microsoft Corporation and University of Texas at Austin)
FPGA Architecture Enhancements for Efficient BNN Implementation 2.17. Jin Hee Kim (University of Toronto), Jongeun Lee (Ulsan National Institute of Science and Technology), and Jason Anderson (University of Toronto)
Synthesizable Heterogeneous FPGA Fabrics .225. Brett Grady (University of Toronto) and Jason H. Anderson (University of Toronto)
Poster Papers
QoS-Aware Cross-Layer Reliability-Integrated FPGA-Based Dynamic Partially Reconfigurable System Partitioning 233. Siva Satyendra Sahoo (National University of Singapore), Tuan D. A. Nguyen (Technische Universität Dresden), Bharadwaj Veeravalli (National University of Singapore), and Akash Kumar (Technische Universität Dresden)
High-Speed Computation of CRC Codes for FPGAs 237 Jakub Cabal (CESNET a.l.e.), Lukáš Kekely (CESNET a.l.e.), and Jan Koenek (IT4Innovations Centre of Excellence, FIT BUT)
FCLNN: A Flexible Framework for Fast CNN Prototyping on FPGA with OpenCL and Caffe .241

Accelerating Top-k ListNet Training for Ranking Using FPGA .245 Qiang Li (Imperial College London), Shane Fleming (Imperial College London), David Thomas (Imperial College London), and Peter Cheung (Imperial College London)
GridGAS: An I/O-Efficient Heterogeneous FPGA+CPU Computing Platform for Very Large-Scale Graph Analytics 249. Yu Zou (University of Central Florida) and Mingjie Lin (University of Central Florida)
Lossy Multiport Memory .253 Bowen P.Y. Kwan (Imperial College London), Gary C.T. Chow (Imperial College London), Tim Todman (Imperial College London), Wayne Luk (Imperial College London), and Wenguang Xu (Huawei Technologies)
An FPGA Implementation of Robust Matting .257
mproving Confidentiality in Virtualized FPGAs .261. Sadegh Yazdanshenas (University of Toronto) and Vaughn Betz (University of Toronto)
High Performance High-Precision Floating-Point Operations on FPGAs Using OpenCL .265
Efficient Inter-Kernel Communication for OpenCL Database Operators on FPGAs 269. Tobias Drewes (Otto-von-Guericke University), Jan Moritz Joseph (Otto-von-Guericke University), Bala Gurumurthy (Otto-von-Guericke University), David Broneske (Otto-von-Guericke University), Gunter Saake (Otto-von-Guericke University), and Thilo Pionteck (Otto-von-Guericke University)
PGA Acceleration of a Supervised Learning Method for Hyperspectral Image Classification .2.73
High Throughput CNN Accelerator Design Based on FPGA 2.77. Liang Xie (Fudan University), Xitian Fan (Fudan University), Wei Cao (Fudan University), and Lingli Wang (Fudan University)
Hardware-Accelerated Index Construction for Semantic Web 281. Christopher Blochwitz (Universität zu Lübeck), Julian Wolff (Universität zu Lübeck), Mladen Berekovic (Universität zu Lübeck), Dennis Heinrich (Universität zu Lübeck), Sven Groppe (Universität zu Lübeck), Jan Moritz Joseph (Otto-von-Guericke-university Magdeburg), and Thilo Pionteck (Otto-von-Guericke-university Magdeburg)
PP-Pack: Distributed Parallel Packing for FPGAs .285
Checking for Electrical Level Security Threats in Bitstreams for Multi-tenant FPGAs .289. Dennis R. E. Gnad (Karlsruhe Institute of Technology), Sascha Rapp (Karlsruhe Institute of Technology), Jonas Krautter (Karlsruhe Institute of Technology), and Mehdi B. Tahoori (Karlsruhe Institute of Technology)

An Accelerated OpenVX Overlay for Pure Software Programmers .293
Mapping Estimator for OpenCL Heterogeneous Accelerators 297. André Bannwart Perina (University of São Paulo) and Vanderlei Bonato (University of São Paulo)
A Tri-State Weight Convolutional Neural Network for an FPGA: Applied to YOLOv2 Object Detector .301 Hiroki Nakahara (Tokyo Institute of Technology), Masayuki Shimoda (Tokyo Institute of Technology), and Shimpei Sato (Tokyo Institute of Technology)
Investigating How Hardware Architectures are Expressed in High-Level Languages for an SKA Algorithm .305 Krystine Dawn Sherwin (University of Auckland), Ben Stappers (University of Manchester), Prabu Thiagaraj (University of Manchester; Raman Research Institute, Bangalore), Kevin I-Kai Wang (University of Auckland), and Oliver Sinnen (University of Auckland)
Simultaneous Inference and Training Using On-FPGA Weight Perturbation Techniques 309. * Siddhartha (University of Sydney, Australia), Steven Wilton (University of British Columbia, Canada), David Boland (University of Sydney, Australia), Barry Flower (University of Sydney, Australia), Perry Blackmore (Defence Science and Technology Group, Australia), and Philip Leong (University of Sydney, Australia)
An FPGA Realization of OpenPose Based on a Sparse Weight Convolutional Neural Network .3.13
Performance Estimation for Exascale Reconfigurable Dataflow Platforms 3.17. Ryota Yasudo (Keio University), José Coutinho (Imperial College London), Ana Varbanescu (University of Amsterdam), Wayne Luk (Imperial College London), Hideharu Amano (Keio University), and Tobias Becker (Maxeler Technologies Ltd.)
Lattice-Based Scheduling for Multi-FPGA Systems 321. Teng Yu (University of St Andrews), Bo Feng (Tsinghua University), Mark Stillwell (Imperial College London), Liucheng Guo (Imperial College London), Yuchun Ma (Tsinghua University), and John Thomson (University of St Andrews)
ReFiRe: Efficient Deployment of Remote Fine-Grained Reconfigurable Accelerators .325. Emmanouil Pissadakis (Technical University of Crete), Nikolaos Alachiotis (Institute of Computer Science, Foundation for Research and Technology - Hellas), Panagiotis Skrimponis (University of Thessaly), Dimitris Theodoropoulos (Institute of Computer Science, Foundation for Research and Technology - Hellas), Thanasis Korakis (University of Thessaly), and Dionisios Pnevmatikatos (Institute of Computer Science, Foundation for Research and Technology - Hellas)
AConFPGA: A Multiple-Output Boolean Function Approximation DSE Technique Targeting FPGAs .329 Jorge Echavarria (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)), Stefan Wildermann (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)), and Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU))

Face-off Between the CAESAR Lightweight Finalists: ACORN vs. Ascon .333. Farnoud Farahmand (George Mason University), Abubakr Abdulgadir (George Mason University), Jens-Peter Kaps (George Mason University), and Kris Gaj (George Mason University)
Large Utility Sorting on FPGAs .337
A System-Level Transprecision FPGA Accelerator for BLSTM Using On-chip Memory Reshaping .341 Dionysios Diamantopoulos (IBM Research - Zurich) and Christoph Hagleitner (IBM Research - Zurich)
Transparent Acceleration of Image Processing Kernels on FPGA-Attached Hybrid Memory Cube Computers 345 Md Jubaer Hossain Pantho (University of Arkansas), Joel Mandebi Mbongue (University of Arkansas), Christophe Bobda (University of Arkansas), and David Andrews (University of Arkansas)
A Scalable Pipelined Dataflow Accelerator for Object Region Proposals on FPGA Platform .349
Distributed-Memory Based FPGA Debug: Design Timing Impact .353
Unified On-Chip Software and Hardware Debug for HLS-Accelerated Programs .357. Matthew B Ashcraft (Brigham Young University) and Jeffrey Goeders (Brigham Young University)
Optimisation of Convolution of Multiple Different Sized Filters in SKA Pulsar Search Engine .361
Speed and Resource Optimization of BFGS Quasi-Newton Implementation on FPGA Using Inexact Line Search Method for Neural Network Training .365
A Short-Transfer Model for Tightly-Coupled CPU-FPGA Platforms .369. Alexander Kroh (University of New South Wales Australia) and Oliver Diessel (University of New South Wales Australia)

PhD Forum Papers

An Automated FPGA-Based Fault Injection Platform for Granularly-Pipelined Fault Tolerant CORDIC .3.7.3....

Yu Xie (Beijing Institue of Technology), He Chen (Beijing Institue of
Technology), Yi-Zhuang Xie (Beijing Institue of Technology), Chuang-An
Mao (Beijing Institue of Technology), and Bing-Yi Li (Beijing Institue
of Technology)

An Area-Efficient Out-of-Order Soft-Core Processor Without Register Renaming 3.77. Junichiro Kadomoto (The Univerity of Tokyo), Toru Koizumi (The Univerity of Tokyo), Akifumi Fukuda (The Univerity of Tokyo), Reoma Matsuo (Nagoya University), Susumu Mashimo (Kyushu University), Akifumi Fujita (The Univerity of Tokyo), Ryota Shioya (The Univerity of Tokyo), Hidetsugu Irie (The Univerity of Tokyo), and Shuichi Sakai (The Univerity of Tokyo)
Enhancing Memory Bandwidth in a Single Stream Computation with Multiple FPGAs .381. Antoniette Mondigo (Tohoku University), Kentaro Sano (RIKEN Center for Computational Sciences (R-CCS)), and Hiroyuki Takizawa (Tohoku University)
Demonstration Papers
Demonstration of Full-Duplex Packet Transfers Over PCI Express with Sustained 200 Gbps Throughput .384 Lukáš Kekely (CESNET a.l.e.), Martin Špinler (CESNET a.l.e.), Štepán Friedl (CESNET a.l.e.), Jií Sikora (CESNET a.l.e.), Jan Koenek (CESNET a.l.e.), and Viktor Puš (Netcope Technologies a.s.)
Lens Distortion Self-Calibration Using the Hough Transform .388
Real-Time Object Detection and Semantic Segmentation Hardware System with Deep Learning Networks .392 Shaoxia Fang (Xilinx Inc.; Tsinghua University), Lu Tian (Tsinghua University; Xilinx Inc.), Junbin Wang (Xilinx Inc.), Shuang Liang (Tsinghua University), Dongliang Xie (Xilinx Inc.), Zhongmin Chen (Xilinx Inc.), Lingzhi Sui (Xilinx Inc.), Qian Yu (Xilinx Inc.), Xiaoming Sun (Xilinx Inc.), Yi Shan (Xilinx Inc.), and Yu Wang (Tsinghua University)
LeFlow: Automatic Compilation of TensorFlow Machine Learning Applications to FPGAs .396
FPGA Design Competition
Introduction of MNSTbot 400. Kyosuke Mori (University of Aizu), Yuuki Saitoh (University of Aizu), and Naohito Nakasato (University of Aizu)
Development of an FPGA Controlled "Mini-Car" Toward Autonomous Driving .403
A Platform on All-Programmable SoC for Micro Autonomous Robots .406. Yuya Kudo (Ritsumeikan University), Atsushi Takada (Ritsumeikan University), Soji Tsuda (Ritsumeikan University), Takumi Sakai (Ritsumeikan University), and Tomonori Izumi (Ritsumeikan University)

Implementation of an Autonomous Driving System for FPT2018 FPGA Design Competition Using the
Zynqberry Processing Board .410
Development of an Autonomous Driving Robot Car Using FPGA .4.14
Development of a Robot Car by Single Line Search Method for White Line Detection with FPGA .4.18 Hiromichi Wakatsuki (Utsunomiya University), Takao Kido (Utsunomiya University), Kenta Arai (Utsunomiya University), Yuhei Sugata (Utsunomiya University), Kanemitsu Ootsu (Utsunomiya University), Takashi Yokota (Utsunomiya University), and Takeshi Ohkawa (Utsunomiya University)
Development of a Control Target Recognition for Autonomous Vehicle Using FPGA with Python .422
A Study on Introducing FPGA to ROS Based Autonomous Driving System 424. Yasuhiro Nitta (Kyoto University), Sou Tamura (Kyoto University), and Hideki Takase (Kyoto university)
FPGA Design for Autonomous Vehicle Driving Using Binarized Neural Networks .428. Kaijie Wei (Keio University), Koki Honda (Keio University), and Hideharu Amano (Keio University)
Author Index 433.