2019 32nd International **Conference on VLSI Design** and 2019 18th International **Conference on Embedded Systems** (VLSID 2019)

Delhi, NCR, India 5-9 January 2019



IEEE Catalog Number: CFP19041-POD ISBN:

978-1-7281-0410-2

Copyright \odot 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP19041-POD

 ISBN (Print-On-Demand):
 978-1-7281-0410-2

 ISBN (Online):
 978-1-7281-0409-6

ISSN: 1063-9667

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID)

VLSID 2019

Table of Contents

Message from the General Chairs xxiii	• • • • • •
Message from the Executive Chair xx	
Message from the Organizing Chair xxii	
Message from the Technical Program Chairs .xxiv	
Message from the Steering Committee Chair .xxv.	
In Memoriam xxyii	
Message from the President, VLSI Society of India xxxiii	
VLSI Design Conference Steering Committee (2018) .xxix	
VLSID & ES 2019 Organizing Committee xxx	
Technical Program Committee xxxiii	
User Design Track xxxviii	
List of External Reviewers xxxix	
VLSID 2018 Best Paper Awards xl.	
Tutorial Abstracts xli.	•••••
•	
Tutorial Abstracts xli.	
Track 1A: Embedded Systems - I Synthesizing Performance-Aware (m, k)-Firm Control Execution Patterns Under Dropped Samples .1 Sumana Ghosh (Indian Institute of Technology Kharagpur), Soumyajit Dey (Indian Institute of Technology Kharagpur), and Pallab Dasgupta	

EdgeCoolingMode: An Agent Based Thermal Management Mechanism for DVFS Enabled Heterogeneous MPSoCs 19. Somdip Dey (University of Essex), Enrique Zaragoza Guajardo (University of Essex), Karunakar Reddy Basireddy (University of Southampton), Xiaohang Wang (South China University of Technology), Amit Kumar Singh (University of Essex), and Klaus McDonald-Maier (University of Essex) Track 1B: Analog/Mixed Signal - I Energy Efficient Bidirectional Equalized Transceiver with PVT Insensitive Active Termination .25..... Antroy Roy Chowdhury (Indian Institute of Technology, Kharagpur), Nijwm Wary (University of Toronto, Canada), and Pradip Mandal (Indian *Institute of Technology, Kharagpur)* Ultra Low Energy Reduced Switching DAC for SAR ADC .31..... Japesh Vohra (Indian Institute of Technology Ropar) and Vinayak Gopal Hande (Indian Institute of Technology Ropar) A Power Efficient Output Capacitor-Less LDO Regulator with Auto-Low Power Mode and Using Feed-Forward Compensation 36. Abirmoya Santra (IIT Madras) and Qadeer A. Khan (IIT Madras) MOS Varactor RO Architectures in Near Threshold Regime Using Forward Body Biasing Techniques 4.1..... Lalit Dani (IIT Roorkee, Roorkee, India), Neeraj Mishra (IIT Roorkee, Roorkee, India), and Bulusu Anand (IIT Roorkee, Roorkee, India) Track 1C: Digital Design - I Low-Complexity Continuous-Flow Memory-Based FFT Architectures for Real-Valued Signals .46..... Jinti Hazarika (Indian Institute of Technology Guwahati), Mohd Tasleem Khan (Indian Institute of Technology Guwahati), and Shaik Rafi Ahamed (Indian Institute of Technology Guwahati) Reducing the Overhead of Stochastic Number Generators Without Increasing Error .52..... Yudai Sakamoto (Ritsumeikan University) and Shigeru Yamashita (Ritsumeikan University) Low Complexity & Improved Efficiency of Encoded Data Using Peres Gate in BWAR with Testable Feature 58 Tripti Nirmalkar (Chhattisgarh Swami Vivekananda Technical University Bhilai, India), Deepti Kanoujia (Sri Shankaracharya College of Engineering & Technology Bhilai, India), and Kshitiz Varma (Chhattisgarh Swami Vivekananda Technical University Bhilai, India) A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design .64. Farhad Merchant (RWTH Aachen University, Germany), Tarun Vatwani (Indian Institute of Technology, Jodhpur), Anupam Chattopadhyay (Nanyang Technological University, Singapore), Soumyendu Raha (Indian Institute of Science, Bangalore), S K Nandy (Indian Institute of Science, Bangalore), Ranjani Narayan (Morphing Machines Pvt. Ltd., Bangalore), and Rainer Leupers (RWTH Aachen University, Germany)

Track 2A: Security - I

A State Encoding Methodology for Side-Channel Security vs. Power Trade-off Exploration 70
An Efficient Memory Zeroization Technique Under Side-Channel Attacks .76
Two-Pattern ΔIDDQ Test for Recycled IC Detection .82. Prattay Chowdhury (Auburn University), Ujjwal Guin (Auburn University), Adit Singh (Auburn University), and Vishwani Agrawal (Auburn University)
Parallelization of Brute-Force Attack on MD5 Hash Algorithm on FPGA .88. Maruthi Gillela (Research Centre Imarat, DRDO, India), Vaclav Prenosil (Masaryk University, Czech Republic), and Venkat Reddy Ginjala (Research Centre Imarat, DRDO, India)
Track 2B: Test and Validation - I
A Binary Decision Diagram Approach to On-line Testing of Asynchronous Circuits 94
RTL Test Generation on Multi-core and Many-Core Architectures .100
On-chip MISR Compaction Technique to Reduce Diagnostic Effort and Test Time 106. Jaidev Shenoy (Globalfoundries), Kelly Ockunzzi (Globalfoundries), Virendra Singh (IIT Bombay), and Kushal Kamal (Globalfoundries)
RSBST: A Rapid Software-Based Self-Test Methodology for Processor Testing .1.12
Track 2C: RF Design
A 19.3-24.8 GHz Dual-Slope VCO in 65-nm CMOS for Automotive Radar Applications .1.18
Analysis and Design of Low Phase Noise LC Oscillator for Sub-mW PLL-Free Biomedical Receivers .124 Abhishek Srivastava (IIIT Hyderabad) and Maryam Shojaei Baghini (IIT Bombay)
IIP3 Improvement in Subthreshold LNAs Using Modified Derivative Superposition Technique for IoT Applications .130

Enhanced IIP2 Chopper Stabilized Direct Conversion Mixer Architecture .135. Rohit Rothe (Indian Institute of Technology Bombay) and Rajesh Zele (Indian Institute of Technology Bombay)
Track 3A: Power and Energy - I
Power and Area Efficient Approximate Heterogeneous 8T SRAM for Multimedia Applications .139
Ultra Low Power Digital Front-End for Single Lead ECG Acquisition .145
Scheduling of Dual Supercapacitor for Longer Battery Lifetime in Systems with Power Gating .151
An Energy Efficient In-Memory Computing Machine Learning Classifier Scheme .157. Shixiong Jiang (University at Buffalo), Sheena Ratnam Priya (University at Buffalo), Naveena Elango (University at Buffalo), James Clay (University at Buffalo), and Ramalingam Sridhar (University at Buffalo)
Track 3B: CMOS Devices
An Unified Charge Centroid Model for Silicon and Low Effective Mass III-V Channel Double Gate MOS Transistors .163
Optimization of Multiple Physical Phenomena through a Universal Metric in Junctionless Transistors .168 Manish Gupta (Indian Institute of Technology Indore) and Abhinav Kranti (Indian Institute of Technology Indore)
Delay Skew Reduction in IO Glitch Filter .17.4. Kiran Gopal (NXP India Pvt LTD) and Avanish K (NXP India Pvt LTD)
Insights on Anisotropic Dissipative Quantum Transport in n-Type Phosphorene MOSFET .1.79
Track 3C: Emerging Tech - I
Modeling, Fabrication and Investigation of Mixing in Low-Cost Passive PDMS Micromixers .185

Design of Continuous-Flow Lab-on-Chip with 3D Microfluidic Network for Sample Preparation .191 Tapalina Banerjee (Indian Statistical Institute, Kolkata), Sudip Poddar (Indian Statistical Institute, Kolkata), Sarmishtha Ghoshal (Indian Institute of Engineering Science and Technology, Shibpur), and Bhargab B. Bhattacharya (Indian Statistical Institute, Kolkata)
Security Assessment of Microfluidic Fully-Programmable-Valve-Array Biochips .197. Mohammed Shayan (New York University), Sukanta Bhattacharjee (New York University Abu Dhabi), Yong-Ak Song (New York University Abu Dhabi), Krishnendu Chakrabarty (Duke University), and Ramesh Karri (New York University)
Improved Look-Ahead Approaches for Nearest Neighbor Synthesis of 1D Quantum Circuits .203
Track 4A: Intelligence on Silicon
UniWiG: Unified Winograd-GEMM Architecture for Accelerating CNN on FPGAs .209. Kala S (Cochin University of Science and Technology, Kerala), Jimson Mathew (Indian Institute of Technology Patna), Babita R Jose (Cochin University of Science and Technology, Kerala), and Nalesh S (Cochin University of Science and Technology, Kerala)
The Ramifications of Making Deep Neural Networks Compact .2.15
Machine Learning Based Power Efficient Approximate 4:2 Compressors for Imprecise Multipliers .221 Lavanya Maddisetti (Vardhaman College of Engineering) and JVR Ravindra (Vardhaman College of Engineering)
MAVI: Mobility Assistant for Visually Impaired with Optional Use of Local and Cloud Resources .227

Track 4B: Design Automation

RiverOpt: A Multiobjective Optimization Framework Based on Modified River Formation Dynamics Heuristic 233
Technology Guwahati) Structural and Behavioural Facets of Digital Microfluidic Biochips with Hexagonal-Electrode-Based Array 239
Amartya Dutta (B. P. Poddar Institute of Management and Technology, Kolkata, India), Riya Majumder (Supreme Knowledge Foundation Group of Institutions, West Bengal, India), Debasis Dhal (B. P. Poddar Institute of Management and Technology, Kolkata, India), and Rajat Kumar Pal (University of Calcutta)
Parasitic-Aware Automatic Analog CMOS Circuit Design Environment .245
Ultra Low Power Low Frequency On-chip Oscillator for Elapsed Time Counter .251
Track 4C: Embedded Systems - II
Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM Based FPGA .257
Multidimensional Grid Aware Address Prediction for GPGPU .263 Shivani Tripathy (Indian Institute of Technology Bhubaneswar), Debiprasanna Sahoo (Indian Institute of Technology Bhubaneswar), and Manoranjan Satpathy (Indian Institute of Technology Bhubaneswar)
Efficient Heap Data Management on Software Managed Manycore Architectures .269. Jinn-Pean Lin (Arizona State University), Jing Lu (Arizona State University), Jian Cai (Arizona State University), and Aviral Shrivastava (Arizona State University)
In Situ Latency Monitoring for Heterogeneous Real-Time Systems .275. Martin Geier (Technical University of Munich), Tobias Burghart (Technical University of Munich), Martin Hackl (Technical University of Munich), and Samarjit Chakraborty (Technical University of Munich)

Track 5A: IoT and CPS

Investigation of Unified Emerging-NVM SoC Architecture for IoT-WSN Applications .281. Vivek Kamalkant Parmar (Indian Institute of Technology, Delhi), Swatilekha Majumdar (Indian Institute of Technology Delhi), Preeti Ranjan Panda (Indian Institute of Technology Delhi), and Manan Suri (Indian Institute of Technology Delhi)
A 75-µW 2.4 GHz Wake-up Receiver in 65-nm CMOS for Neonatal Healthcare Application .287
Perturbation Based Workload Augmentation for Comprehensive Functional Safety Analysis .293
A Double Pumped Single-Line-Cache SRAM Architecture for Ultra-low Energy IoT and Machine Learning
Applications 299
Track 5B: Analog /Mixed-Signal- II
A Mismatch Resilient 16-Bit 20 MS/s Pipelined ADC 305 Satyajit Mohapatra (IIT Gandhinagar, Gujarat), Hari Shanker Gupta (Space Application Centre, Jodhpur Tekra, Ahemdabad), Nihar Ranjan Mohapatra (IIT Gandhinagar, Gujarat), Sanjeev Mehta (Space Application Centre, Jodhpur Tekra, Ahemdabad), Arup Roy Chowdhury (Space Application Centre, Jodhpur Tekra, Ahemdabad), and Nisha Pandya (LD College of Engineering, Ahmedabad)
Large Dynamic Range Readout Integrated Circuit for Infrared Detectors 3.11. Hari Shanker Gupta (Space Applications Centre, ISRO Ahmedabad, India), Sanjeev Mehta (Space Applications Centre, ISRO Ahmedabad, India), Maryam Shojaei Baghini (Indian Institute of Technology, Bombay), Arup Roy Chowdhury (Space Applications Centre, ISRO Ahmedabad, India), A S Kiran Kumar (Space Applications Centre, ISRO Ahmedabad, India), and Dinesh K. Sharma (Indian Institute of Technology, Bombay)
Current DAC Based -40dB PSRR Configurable Output LDO in BCD Technology .3.17. Vivek Tyagi (STMicroelectronics, Greater Noida, India), Vikas Rana (STMicroelectronics, Greater Noida, India), Laura Capecchi (STMicroelectronics, Agrate, Italy), Marcella Carissimi (STMicroelectronics, Agrate, Italy), Riccardo Zurla (STMicroelectronics, Agrate, Italy), and Marco Pasotti (STMicroelectronics, Agrate, Italy)
Modeling and Characterization of VBUS Power Discharge for Embedded Superspeed USB Host/Devices .323. Maneesh Pandey (NXP Semiconductors), Mohit Goyal (NXP Semiconductors), Parul Sharma (NXP Semiconductors), and Rohit Sharma (IIT Ropar)

Track 5C: Digital Design - II

High-Throughput and High-Speed Polar-Decoder VLSI-Architecture for 5G New Radio 329. Rahul Shrestha (Indian Institute of Technology Mandi), Pooja Bansal (Indian Institute of Technology Mandi), and Srikant Srinivasan (Indian Institute of Technology Mandi)
VLSI Architectures for Jacobi Symbol Computation .335
Soft Error Resilient and Energy Efficient Dual Modular TSPC Flip-Flop .341. Shubhanshu Gupta (IIT Gandhinagar) and Joycee Mekie (IIT Gandhinagar)
c-Core: Hardware Accelerator for k-Mer Generation and Counting used in Computational Genomics .347 Simmi M Bose (Amrita Vishwa Vidyapeetham), Varsha S Lalapura (Amrita Vishwa Vidyapeetham), S Saravanan (Amrita Vishwa Vidyapeetham), and Madhura Purnaprajna (Amrita Vishwa Vidyapeetham)
Гrack 6A: Security - II
Novel Randomized & Biased Placement for FPGA Based Robust Random Number Generator with Enhanced
Uniqueness 353. Arjun Singh Chauhan (MNIT Jaipur), Vineet Sahula (MNIT Jaipur), and A. S. Mandal (Cognitive Computing Group, CEERI Pilani)
SoCINT: Resilient System-on-Chip via Dynamic Intrusion Detection .359
Linear Approximation and Differential Attacks on Logic Locking Techniques .365
Efficient Post-Silicon Validation of Network-on-Chip Using Wireless Links .3.7.1. Sidhartha Sankar Rout (Indraprastha Institute of Information Technology Delhi), Kanad Basu (New York University), and Sujay Deb (Indraprastha Institute of Information Technology Delhi)
Frack 6B: Test and Validation - II
mproving Performance of a Path-Based Equivalence Checker Using Counter-Examples .3.77
Selective Sensitization of Useless Sneak-Paths for Test Optimization in Memristor-Arrays .383

A Methodology for SAT-Based Electrical Error Debugging During Post-Silicon Validation 389..... Binod Kumar (Indian Institute of Technology Bombay), Masahiro Fujita (University of Tokyo), and Virendra Singh (Indian Institute of Technology Bombay) Test Configuration Generation for Different FPGA Architectures for Application Independent Testing .395..... Shukla Banik (National Institute of Technology, Durgapur), Suchismita Roy (National Institute of Technology, Durgapur), and Bibhash Sen (National Institute of Technology, Durgapur) Track 6C: Emerging Tech - II An Efficient Design Approach for Implementation of 2 Bit Ternary Flash ADC Using Optimized Complementary TFET Devices .401. Sanjay Vidhyadharan (BITS Pilani, Hyderabad Campus), Ramakant . (BITS Pilani, Hyderabad Campus), Abhay S.V (SRM Institute of Science and Technology, Chennai), A. Krishna Shyam (BITS Pilani, Hyderabad Campus), Mohit P. Hirpara (BITS Pilani, Hyderabad Campus), and Surya S. Dan (BITS Pilani, Hyderabad Campus) Optimizing Quantum Circuits for Modular Exponentiation 407. Rakesh Das (Indian Institute of Engineering Science and Technology, Shibpur), Anupam Chattopadhyay (Nanyang Technological University), and Hafizur Rahaman (Indian Institute of Engineering Science and Technology, Shibpur) A Capacity-Aware Wash Optimization for Contamination Removal in Programmable Microfluidic Biochip Devices 413 Piyali Datta (University of Calcutta), Arpan Chakraborty (University of Calcutta), and Rajat Kumar Pal (University of Calcutta) Novel Low and High Threshold TFET Based NTI and PTI Cells Benchmarked with Standard 45 nm CMOS Technology for Ternary Logic Applications 419. Ramakant . (BITS Pilani, Hyderabad Campus), Sanjay Vidhyadharan (BITS Pilani, Hyderabad Campus), A. Krishna Shyam (BITS Pilani, Hyderabad Campus), Mohit Hirpara (BITS Pilani, Hyderabad Campus), Tanmay Chaudhary (BITS Pilani, Hyderabad Campus), and Surya S. Dan (BITS Pilani, Hyderabad Campus) Track 7A: Embedded Systems - III Write Variation Aware Cache Partitioning for Improved Lifetime in Non-volatile Caches .425..... Arijit Nath (IIT Guwahati) and Hemangee K. Kapoor (IIT Guwahati) Applying Modified Householder Transform to Kalman Filter .431..... Farhad Merchant (RWTH Aachen University), Tarun Vatwani (Indian Institute of Technology, Jodhpur), Anupam Chattopadhyay (Nanyang Technological University, Singapore), Soumyendu Raha (Indian Institute of Science, Bangalore), S K Nandy (Indian Institute of Science, Bangalore), Ranjani Narayan (Morphing Machines Pvt. Ltd., Bangalore),

and Rainer Leupers (RWTH Aachen University)

Area Efficient & High Performance Word Line Segmented Architecture in 7nm FinFET SRAM Compiler .437. Vinay Kumar (Synopsys India Pvt Ltd.), Neeraj Kapoor (Synopsys India Pvt. Ltd.), Sudhir Kumar (Synopsys India Pvt. Ltd.), Monila Juneja (Synopsys India Pvt. Ltd.), and Amit Khanuja (Synopsys India Pvt. Ltd.) Design of an Optimized CMOS ELM Accelerator .443. Manoj Kumar Sharma (Indian Institute of Technology Delhi), Umesh Chandra Lohani (Indian Institute of Technology Delhi), Vivek Parmar (Indian Institute of Technology Delhi), and Manan Suri (Indian Institute of Technology Delhi) Track 7B: Digital Design - III Design and Physical Implementation of Array Signal Processor ASIC for Sector Imaging Systems .448...... Jayaraj U Kiday (Karunya Institute of Technology and Sciences), N M Sivamangai (Karunya Institute of Technology and Sciences), MP Pillai (NIELIT), and Sreejeesh S G (NIELIT) Low Power Design Technique in Passive Tag to Reduce the EMD Noise for Reliable Communication with Reader 454 Rahul Pathak (NXP India Pvt. Ltd.), Raghavendra Kongari (NXP India Pvt. Ltd.), and Shankar Joshi (NXP India Pvt. Ltd.) Allowing Switching off Periphery Voltage Island Instead of Doing it per Instance Through Periphery VDD Collapse in SRAMs 459. Krashna Nand Mishra (Synopsys), Ruchin Jain (Synopsys), Shailendra Sharad (Synopsys), and Ravindra Shrivastava (Synopsys) Majority Logic: Prime Implicants and n-Input Majority Term Equivalence 464..... Rajeswari Devadoss (Indian Institute of Technology, Delhi), Kolin Paul (Indian Institute of Technology, Delhi), and M Balakrishnan (Indian Institute of Technology, Delhi) Track 7C: Power and Energy - II Heterogeneity Aware Power Abstraction for Hierarchical Power Analysis .470..... Arun Joseph (IBM Systems), Spandana Rachamalla (IBM Systems), Shashidhar Reddy (IBM Systems), and Nagu Dhanwada (IBM Systems) HEART: A Heterogeneous Energy-Aware Real-Time Scheduler 476. Sanjay Moulik (Indian Institute of Information Technology, Guwahati), Rajesh Devaraj (Indian Institute of Technology, Guwahati), and Arnab Sarkar (Indian Institute of Technology Guwahati) Adaptive Fractional Open Circuit Voltage Method for Maximum Power Point Tracking in a Photovoltaic Panel 482 Shubham Negi (Indian Institute of Technology Kharagpur), Ashis Maity (Indian Institute of Technology Kharagpur), Amit Patra (Indian Institute of Technology Kharagpur), and Mrigank Sharad (Indian Institute of Technology Kharagpur)

Energy Efficient Power Distribution on Many-Core SoC .488
Interactive Presentation (IP) Poster Session
Current Collapse Reduction Technique Using N-Doped Buffer Layer into the Bulk Region of a Gate Injection Transistor 494. Koushik Bharadwaj (Gauhati University, Guwahati), Ashok Ray (IIT Guwahati; NERIST, Nirjuli), Sushanta Bordoloi (IIT Guwahati, Guwahati; NIT Mizoram), and Gaurav Trivedi (IIT Guwahati)
Design and Analysis of a Minimally Invasive and ECG Controlled Ventricular Assistive Device .496
A Simple Synthesis Process for Combinational QCA Circuits: QSynthesizer .498
Mapping of Boolean Logic Functions onto 3D Memristor Crossbar .500
Stability Analysis of SRAM Designed Using In0.53Ga0.47As nFinFET with Underlap Region .502
Neuromorphic Circuits on FDSOI Technology for Computer Vision Applications .504. Dinesh Rajasekharan (Indian Institute of Technology Kanpur), Amit Ranjan Trivedi (University of Illinois at Chicago), and Yogesh Singh Chauhan (Indian Institute of Technology Kanpur)
Reconfigurable Digital Logic Gate Based on Neuromorphic Approach .506
Realizing Boolean Functions Using Probabilistic Spin Logic (PSL) 508. Vaibhav Agarwal (Indraprastha Institute of Information Technology, Delhi) and Sneh Saurabh (Indraprastha Institute of Information Technology, Delhi)

Comparative Study of Analog Matching Structures in 28FDSOI .5.10 Varun Kumar Dwivedi (STMicroelectronics India Pvt. Ltd), Meenakshi Didharia (Texas Instruments), Madhvi Sharma (STMicroelectronics Pvt. Ltd.), and Manoj Kumar Sharma (STMicroelectronics Pvt. Ltd.)
A Model of Spurs for Delta-Sigma Fractional PLLs 5.12
Exploiting Negative Control Lines and Nearest Neighbor for Improved Comparator Design .5.14
Intelligent Scheduling of Smart Appliances in Energy Efficient Buildings: A Practical Approach .5.16
Design and Implementation of Threshold Logic Functions Using Memristors .518
A Transimpedance Amplifier with Improved PSRR at High Frequencies for EMI Robustness .520
On-chip RF to DC Power Converter for Bio-Medical Applications .522
Energy Efficient Communication with Lossless Data Encoding for Swarm Robot Coordination .525
Multi-application Based Network-on-Chip Design for Mesh-of-Tree Topology Using Global Mapping and Reconfigurable Architecture .527
Extending STL BASOPs Used in 3GPP Codecs to Leverage Features of Modern DSP Architectures .529
A Machine Learning Based Approach to Predict Power Efficiency of S-Boxes .531. Rajat Sadhukhan (Indian Institute of Technology-Kharagpur), Nilanjan Datta (Indian Institute of Technology-Kharagpur), and Debdeep Mukhopadhyay (Indian Institute of Technology-Kharagpur)

RF and RFID Based Object Identification and Navigation System for the Visually Impaired .533
Design and Implementation of Low-Power High-throughput PRNGs for Security Applications .535 Bikram Paul (Indian Institute of Technology Guwahati), Apratim Khobragade (National Institute of Technology Tiruchirapalli), Soumith Javvaji Sai (National Institute of Technology Tiruchirapalli), Sushree Sila P. Goswami (Indian Institute of Technology Guwahati), Sunil Dutt (Indian Institute of Technology Guwahati), and Gaurav Trivedi (Indian Institute of Technology Guwahati)
Hardware Trojan Detection by Stimulating Transitions in Rare Nets .537
Continuous Transparent Mobile Device Touchscreen Soft Keyboard Biometric Authentication .539 Timothy Dee (Iowa State University), Ian Richardson (Iowa State University), and Akhilesh Tyagi (Iowa State University)
Design of a Charge Sensitive Amplifier for Silicon Particle Detector in BCD 180 nm Process .5.41
WCET-Aware Stack Frame Management of Embedded Systems Using Scratchpad Memories .543
Self-Organizing Maps-Based Flexible and High-Speed Packet Classification in Software Defined Networking .545
A 0.8V V_MIN Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology Using Repeated-Pulse Wordline Suppression Scheme .547
Author Index 549.