

2019 IEEE Latin American Test Symposium (LATS 2019)

**Santiago, Chile
11-13 March 2019**



**IEEE Catalog Number: CFP19LAT-POD
ISBN: 978-1-7281-1757-7**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19LAT-POD
ISBN (Print-On-Demand):	978-1-7281-1757-7
ISBN (Online):	978-1-7281-1756-0
ISSN:	2373-0862

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

ANALOG/MIXED SIGNAL IP DFX FROM A FOUNDRY PERSPECTIVE	1
<i>Salem Abdennadher ; Arani Sinha ; Yonghyun Kim</i>	
IJTAG COMPATIBLE DELAY-LINE BASED VOLTAGE EMBEDDED INSTRUMENT WITH ONE CLOCK-CYCLE CONVERSION TIME	5
<i>Ghazanfar Ali ; Jerrin Pathrose ; Hans G. Kerkhoff</i>	
NOCFI: A HYBRID FAULT INJECTION METHOD FOR NETWORKS-ON-CHIP	11
<i>Alexandre Coelho ; Nacer-Eddine Zergainoh ; Raoul Velazco</i>	
MICROSERVICES-BASED ARCHITECTURE FOR FAULT DIAGNOSIS IN TELE- REHABILITATION EQUIPMENT OPERATED VIA INTERNET	17
<i>Juan M. Alvarez Q. ; John A. Sanabria O. ; Jose I Garcia M.</i>	
A FLEXIBLE UVM-BASED VERIFICATION FRAMEWORK REUSABLE WITH AVALON, AHB, AXI AND WISHBONE BUS INTERFACES FOR AN AES ENCRYPTION MODULE	23
<i>Frank Plasencia-Balabarca ; Edward Mitacc-Meza ; Mario Raffo-Jara ; Carlos Silva-Cárdenas</i>	
LOW LATENCY RECONFIGURATION MECHANISM FOR FINE-GRAINED PROCESSOR INTERNAL FUNCTIONAL UNITS	27
<i>Raphael Segabinazzi Ferreira ; Jörg Nolte</i>	
RELIABILITY INDICATORS FOR AUTOMATIC DESIGN AND ANALYSIS OF FAULT- TOLERANT FPGA SYSTEMS.....	33
<i>Jakub Lojda ; Jakub Podivinsky ; Zdenek Kotasek</i>	
DETECTING HARD SYNAPSES FAULTS IN ARTIFICIAL NEURAL NETWORKS.....	37
<i>Martin Krcma ; Zdenek Kotasek ; Jakub Lojda</i>	
EXTENDED RELIABILITY ANALYSIS OF FAULT-TOLERANT FPGA-BASED ROBOT CONTROLLER.....	43
<i>Jakub Podivinsky ; Jakub Lojda ; Zdenek Kotasek</i>	
ANALYZING GRAPH-BASED ALGORITHMS EMPLOYED TO GENERATE TEST CASES FROM FINITE STATE MACHINES.....	47
<i>Matheus Monteiro Mariano ; Érica F. Souza ; André T. Endo ; Nandamudi L. Vijaykumar</i>	
RELIABILITY ANALYSIS OF TSN NETWORKS UNDER SEU INDUCED SOFT ERROR USING MODEL CHECKING	53
<i>Ayman A. Atallah ; Ghaith Bany Hamad ; Otmane Ait Mohamed</i>	
USE OF ENSEMBLE METHODS FOR INDIRECT TEST OF RF CIRCUITS: CAN IT BRING BENEFITS?	59
<i>H. El Badawi ; F. Azais ; S. Bernard ; M. Comte ; V. Kerzérho ; F. Lefevre</i>	
CLUSTER-BASED LOCALIZATION OF IR-DROP IN TEST APPLICATION CONSIDERING PARASITIC ELEMENTS	65
<i>Harshad Dhotre ; Stephan Eggersgluß ; Rolf Drechsler</i>	
COARSE-GRAINED TMR SOFT-CORE PROCESSOR FAULT TOLERANCE METHODS AND STATE SYNCHRONIZATION FOR RUN-TIME FAULT RECOVERY.....	69
<i>Karel Szurman ; Zdenek Kotasek</i>	
A FAULT-TOLERANT RECONFIGURABLE PLATFORM FOR COMMUNICATION MODULES OF SATELLITES.....	73
<i>Cezar A. Rigo ; Lucas M. Luza ; Elder D. Tramontin ; Victor Martins ; Sara Vega Martinez ; Leonardo K. Slongo ; Laio O. Seman ; Luigi Dilillo ; Fabian L. Vargas ; Eduardo A. Bezerra</i>	
ONLINE CORRECTION OF HARD ERRORS AND SOFT ERRORS VIA ONE-STEP DECODABLE OLS CODES FOR EMERGING LAST LEVEL CACHES.....	79
<i>Abhishek Das ; Nur A. Touba</i>	
SOC MEMORY TEST OPTIMIZATION USING NXP MTR SOLUTIONS	85
<i>Rodrigo Zeli ; Reinaldo Silveira ; Qadeer Qureshi</i>	
MIFIT: A FAULT INJECTION TOOL TO VALIDATE THE RELIABILITY OF MICROPROCESSORS	90
<i>Alexander Aponte-Moreno ; Felipe Restrepo-Calle ; Cesar Pedraza</i>	
REDUCING OVERHEADS IN SOFTWARE-BASED FAULT TOLERANT SYSTEMS USING APPROXIMATE COMPUTING	95
<i>Alexander Aponte-Moreno ; Cesar Pedraza ; Felipe Restrepo-Calle</i>	
OBT APPLIED TO A 2ND ORDER CONTINUOUS TIME FEEDFORWARD SIGMA DELTA MODULATOR	101
<i>Walter Lancioni ; Pablo Petrashin ; Luis Toledo ; Carlos Vazquez ; Juan Castagnola ; Fortunato Carlos Dualibe</i>	

FAULT MITIGATION OF SWITCHING LATTICES UNDER THE STUCK-AT-FAULT MODEL.....	105
<i>Lorena Anghel ; Anna Bernasconi ; Valentina Ciriani ; Luca Frontini ; Gabriella Trucco ; Ioana Vatajelu</i>	
COMPARING EXHAUSTIVE AND RANDOM FAULT INJECTION METHODS FOR CONFIGURATION MEMORY ON SRAM-BASED FPGAS.....	111
<i>Fabio Benevenuti ; Fernanda Lima Kastensmidt</i>	
ANALYZING THE ERROR PROPAGATION IN A PARAMETERIZABLE NETWORK-ON-CHIP ROUTER.....	117
<i>Douglas Rossi De Melo ; Cesar Albenes Zeferino ; Luigi Dilillo ; Eduardo Augusto Bezerra</i>	
ELECTROMAGNETIC IMMUNITY TEST OF ANALOG-TO-DIGITAL INTERFACES OF A MIXED-SIGNAL PROGRAMMABLE SOC	123
<i>Luiz G. S. Dias ; Carlos J. Gonzalez ; Fernando J. Boeira ; Tiago R. Balen</i>	
ON THE EVALUATION OF SEU EFFECTS IN GPGPUS.....	128
<i>B. Du ; Josie E. Rodriguez Condia ; M. Sonza Reorda ; L. Sterpone</i>	
SOFTWARE-BASED MITIGATION FOR MEMORY ADDRESS DECODER AGING.....	134
<i>D.H.P. Kraak ; C.C. Gürsoy ; I.O. Agbo ; M. Taouil ; M. Jenihhin ; J. Raik ; S. Hamdioui</i>	
SOFTERROR MITIGATION FOR MULTI-CORE PROCESSORS BASED ON THREAD REPLICATION	140
<i>Alejandro Serrano-Cases ; Felipe Restrepo-Calle ; Sergio Cuenca-Asensi ; Antonio Martínez-álvarez</i>	
MIXED-LEVEL IDENTIFICATION OF FAULT REDUNDANCY IN MICROPROCESSORS	145
<i>Adeboye Stephen Oyeniran ; Raimund Ubar ; Maksim Jenihhin ; Cemil Cem Gürsoy ; Jaan Raik</i>	
DEFECT-LOCATION IDENTIFICATION FOR CELL-AWARE TEST.....	151
<i>Zhan Gao ; Santosh Malagi ; Erik Jan Marinissen ; Joe Swenton ; Jos Huisken ; Kees Goossens</i>	
A RELIABILITY ANALYSIS OF A DEEP NEURAL NETWORK	157
<i>Alberto Bosio ; Paolo Bernardi ; Annachiara Ruospo ; Ernesto Sanchez</i>	
PROBABILISTIC HIGH-LEVEL ESTIMATION OF VULNERABILITY AND FAULT MITIGATION OF CRITICAL SYSTEMS USING FAULT-MITIGATION TREES (FMTS).....	163
<i>Marwan Ammar ; Ghaith Bany Hamad ; Otmane Ait Mohamed</i>	
QUBIT-DRIVEN FAULT SIMULATION.....	169
<i>Vladimir Hahanov ; Wajeb Gharibi ; Eugenia Litvinova ; Svetlana Chumachenko</i>	
A SEMI-ANALYTICAL MODEL FOR INTERCONNECT OPEN DEFECTS IN FINFET LOGIC CELLS.....	176
<i>Freddy Forero ; Jean-Marc Galliere ; Michel Renovell ; Victor Champac</i>	
A COMPARATIVE STUDY BETWEEN FINFET AND CMOS-BASED SRAMS UNDER RESISTIVE DEFECTS.....	182
<i>T. S. Copetti ; T. R. Balen ; E. Brum ; C. Aquistapace ; L. Bolzani Poehls</i>	
DELAY-TOLERANT WIRELESS NETWORKS ON CHIP: PRELIMINARY ANALYSIS AND RESULTS.....	188
<i>Pablo Ferreyra ; Juan A. Fraire ; Fabián Gomez ; Raoul Velazco ; Daniel Sánchez ; Dardo Viñas Viscardi</i>	
A WIRELESS EMBEDDED SYSTEM FOR MEASURING THE EFFECTS OF IONIZING RADIATIONS.....	194
<i>Daniel Sánchez ; Pablo Ferreyra ; Juan A. Fraire ; Fabián Gomez ; Raoul Velazco ; Dardo Viñas Viscardi</i>	
A NON-LINEARITY COMPENSATION TECHNIQUE FOR CHARGE-REDISTRIBUTION SAR ADCS	200
<i>Enrique Alvarez-Fontecilla ; Angel Abusleme</i>	
A NEW APPROACH TO GUARANTEE CRITICAL TASK SCHEDULABILITY IN TDMA-BASED BUS ACCESS OF MULTICORE ARCHITECTURE	204
<i>Estevan Lara ; Guilherme Debon ; Roger Goerl ; Paulo Villa ; Dorian Schramm ; Letícia B. Poehls ; Fabian Vargas</i>	
IDENTIFICATION OF LOGIC PATHS INFLUENCED BY SEVERE COUPLING CAPACITANCES	210
<i>I. D. Meza-Ibarra ; V. Champac ; R. Gomez-Fuentes ; J. R. Noriega ; A. Vera-Marquina</i>	
Author Index	