

2019 X Southern Conference on Programmable Logic (SPL 2019)

**Buenos Aires, Argentina
10 – 12 April 2019**



IEEE Catalog Number: CFP1921B-POD
ISBN: 978-1-7281-1364-7

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1921B-POD
ISBN (Print-On-Demand):	978-1-7281-1364-7
ISBN (Online):	978-1-7281-1363-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2019 X Southern Conference on Programmable Logic (SPL)

Table of Contents

Session W1: Networking and Connectivity

Study of the data exchange between Programmable Logic and Processor System of Zynq-7000 devices	3
Rodrigo Alejandro Melo, Bruno Valinoti, Marie Baly Amador, Luis Guillermo García, Andres Cicuttin and Maria Liz Crespo.	
Towards 100 GbE FPGA-based Flow Monitoring	9
Tobias Alonso, Mario Ruiz, Gustavo Sutter, Sergio López-Buedo and Jorge Lopez de Vergara.	
High-Speed serial protocol multi-link and multi-stage for FPGAs	17
David Caruso, Andres Miguel Airabella and Rodrigo Melo	
Serial QDR LVDS High-Speed ADCs on Xilinx Series 7 FPGAs	25
Rodrigo Alejandro Melo and Bruno Valinoti.	

Session W2: Design Tools and Methodology

Design, simulation, implementation and testing of search and tracking modules for a FPGA-based GPS receiver.....	33
Facundo Larosa.	
Flexible Software to Hardware migration methodology for FPGA design and verification	39
Matías Trapaglia, Ricardo Cayssials, Lorenzo De Pasquale and Edgardo Ferro.	
Design for Portability of Reconfigurable Virtual Instrumentation	45
Kasun S. Mannatunga, Luis Guillermo García Ordóñez, Marie Baly Amador, Maria Liz Crespo, Andres Cicuttin, Stefano Levorato, Rodrigo Melo and Bruno Valinoti.	
Pipeline on FPGAs: A Tutorial	53
Eduardo Boemo.	

Session T1A: Medical Applications

A low power FPGA based control unit for an implantable neuromodulation circuit	63
Santiago Martínez and Juan Oliver.	
Hardware implementation of a multi-channel EEG lossless compression algorithm.....	69
Federico Favaro and Juan Oliver.	

Session T1B: Nuclear Applications

FPGA Based Wide Range Neutron Flux Monitoring System using Campbell Mode	77
Juan Alarcon, Leandro Marzano, Silvia Thorp and Claudio Verrastro.	

Digital count-rate meter and flux-change-rate meter with automatic adjust of counting time based on FPGA for pulse-mode flux measurements in nuclear reactors	83
Gloria Ríos, Daniel Estryk and Claudio Verrastro.	

Session T2: Computer Vision and Graphics

A Real Time Adaptive Template Matching Algorithm in UAV Navigation Using a SoC System	91
Alex Gonçalves Saraiva, Osamu Saotome, Roberto D'amore, and Élcio Shiguemori.	

Implementation of search process for a content-based image retrieval application on system on chip.....	97
Romina Molina, Fernando Rincón Calle, Julio Dondo Gazzano, Ricardo Petrino and Juan Carlos Lopez.	

A Proposal of Two Histogram Circuits to Calculate Similarities between Video Frames using FPGAs.....	103
Sergio Geninatti and Eduardo Boemo.	

Session F1: Arithmetic Applications

An Application of the Hardened Floating-Point Cores on HIL Simulations	113
Elias Todorovich, Alberto Sanchez and Angel de Castro.	

High-Performance Architectures for Finite Field Inversion over GF(2¹⁶³)	121
Paulo Realpe-Muñoz, Guillermo Adolfo David-Nuñez and Jaime Velasco-Medina.	