

2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2019)

**Hsinchu, Taiwan
22-25 April 2019**



**IEEE Catalog Number: CFP19847-POD
ISBN: 978-1-7281-0656-4**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19847-POD
ISBN (Print-On-Demand):	978-1-7281-0656-4
ISBN (Online):	978-1-7281-0655-7
ISSN:	2380-7369

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com

Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A NOVEL TEST GENERATION METHOD FOR SMALL-DELAY DEFECTS WITH USER-DEFINED FAULT MODEL	1
<i>Chao-Jun Shang ; Cheng-Hung Wu ; Kuen-Jong Lee ; Yu-Hsiang Chen</i>	
ATPG AND TEST COMPRESSION FOR PROBABILISTIC CIRCUITS.....	5
<i>Kai-Chieh Yang ; Ming- Ting Lee ; Chen-Hung Wu ; James Chien-Mo Li</i>	
REVERSIBLE SCAN BASED DIAGNOSTIC PATTERNS.....	9
<i>Yu Huang ; Szczepan Urban ; Wu-Tung Cheng ; Manish Sharma ; Fengju Niu ; Junna Zhong ; Wen-Lung Hsu</i>	
PRIMITIVE CONCEPT IDENTIFICATION IN A GIVEN SET OF WAFER MAPS	13
<i>Ahmed Wahba ; Chuanhe Jay Shan ; Li-C. Wang ; Nik Sumikawa</i>	
RESEARCH STATUS OF SILICON PHOTONIC INTEGRATION IN TAIWAN'S ACADEMIA	17
<i>San-Liang Lee</i>	
USING A COMPLETE FLOW FOR PHOTONIC INTEGRATED CIRCUITS TO IMPROVE PRODUCT DEVELOPMENT TIME.....	18
<i>Tom Walker</i>	
TSRI SILICON PHOTONICS DESIGN PLATFORM: STANDARDIZATION AND COLLABORATION	19
<i>Ming-Wei Lin</i>	
SUPERVISED-LEARNING CONGESTION PREDICTOR FOR ROUTABILITY-DRIVEN GLOBAL ROUTING	20
<i>Zhonghua Zhou ; Sunmeet Chahal ; Tsung-Yi Ho ; André Ivanov</i>	
EVENT-DRIVEN MODEL FOR HIGH SPEED END-TO-END SIMULATIONS OF TRANSMISSION SYSTEM WITH NON-LINEAR OPTICAL ELEMENTS AND CASCADED CLOCK-AND-DATA RECOVERY CIRCUITS	24
<i>Jun Matsui ; Hisakatsu Yamaguchi</i>	
TEMPO: THERMAL-EFFICIENT MANAGEMENT OF POWER IN HIGH-THROUGHPUT NETWORK SWITCHES.....	28
<i>Tom Munk ; Hillel Kugler ; Ofir Maori ; Adam Teman</i>	
ULTRAFLEXIBLE AMPLIFICATION CIRCUITS FOR IMPERCEPTIBLE BRAIN MONITORING SYSTEM	32
<i>Takafumi Uemura</i>	
FLEXIBLE CIRCUITS AND SYSTEMS FOR SMART BIOMEDICAL APPLICATIONS	33
<i>Yongpan Liu</i>	
PROCESS DESIGN KIT AND DESIGN AUTOMATION FOR FLEXIBLE HYBRID ELECTRONICS.....	34
<i>Tsung-Ching Huang ; Ting Lei ; Leilai Shao ; Sridhar Sivapurapu ; Madhavan Swaminathan ; Sicheng Li ; Zhenan Bao ; Kwang-Ting Cheng ; Raymond Beausoleil</i>	
FAILURE ROOT CAUSE ANALYSIS AUTOMATION ON FUNCTIONAL SIMULATION REGRESSIONS.....	36
<i>Chia-Chih Jack Yen</i>	
CLOCKING FOR HPC DESIGN: CHALLENGES AND EXPERIENCE SHARING.....	37
<i>Yih-Chih Chou ; Chien-Cheng Wu ; Cheng-Hong Tsai</i>	
MACHINE LEARNING APPLICATIONS AND OPPORTUNITIES IN IC DESIGN FLOW	39
<i>Laura Wang ; Matt Luo</i>	
ENERGY EFFICIENT CNN INFERENCE ACCELERATOR USING FAST FOURIER TRANSFORM	42
<i>Ya-Chin Chung ; Po-Hsiang Cheng ; Chih-Wei Liu</i>	
DESIGN OF AN ADAPTIVE AND RELIABLE NETWORK ON CHIP ROUTER ARCHITECTURE USING FPGA.....	46
<i>Khyamling Parane ; B. M Prabhu Prasad ; Basavaraj Talawar</i>	
HIGH-PERFORMANCE NOC SIMULATION ACCELERATION FRAMEWORK EMPLOYING THE XILINX DSP48E1 BLOCKS.....	50
<i>B M Prabhu Prasad ; Khyamling Parane ; Basavaraj Talawar</i>	
ONNC-BASED SOFTWARE DEVELOPMENT PLATFORM FOR CONFIGURABLE NVDLA DESIGNS	54
<i>Wei-Fen Lin ; Cheng-Tao Hsieh ; Cheng-Yi Chou</i>	
HETEROGENEOUS COMPUTING FOR EDGE AI.....	56
<i>Pei-Kuei Tsung ; Tung-Chien Chen ; Chien-Hung Lin ; Chih-Yu Chang ; Jih-Ming Hsu</i>	

CUSTOMIZATION OF A DEEP LEARNING ACCELERATOR.....	58
<i>Shien-Chun Luo</i>	
A 39 GHZ REFLECTION-TYPE PHASE SHIFTER FOR REFLECTARRAY ANTENNA APPLICATION	60
<i>Yu-Ting Lin ; Chiao-Yun Hsiao ; Pei-Ling Chi ; Chien-Nan Kuo</i>	
A 9MW 6-9GHZ 2.5GB/S PROXIMITY TRANSMITTER WITH COMBINED OOK/BPSK MODULATION FOR LOW POWER MOBILE CONNECTIVITY.....	63
<i>Yuguang Liu ; Haixin Song ; Kunnong Zeng ; Woogeun Rhee ; Zhihua Wang</i>	
DESIGN AND ANALYSIS OF DATA-PATTERN-INSENSITIVE PHASE-TRACKING RECEIVERS WITH FULLY-BALANCED FSK MODULATION	67
<i>Yining Zhang ; Jiahao Zhao ; Woogeun Rhee ; Zhihua Wang</i>	
A CURRENT-MODE DIFFERENTIAL SENSING CMOS IMAGER FOR OPTICAL LINEAR ENCODER	71
<i>You-Shin Chen ; Tzu-Hsiang Hsu ; Chien-Wen Chen ; Chih-Cheng Hsieh</i>	
AN ANALOG FRONT-END CIRCUIT FOR CO₂ SENSOR READOUT IN 0.18-μM CMOS PROCESS.....	73
<i>Deng-Kai Lin ; Chih-Chan Tu ; Shih-Kai Kuo ; Tsung-Hsien Lin</i>	
A POWER-EFFICIENT, BI-DIRECTIONAL READOUT INTERFACE CIRCUIT FOR CYCLIC-VOLTAMMETRY ELECTROCHEMICAL SENSORS	77
<i>Yi-Chia Chen ; Shao-Yung Lu ; Jui-Hsiang Tsai ; Yu-Te Liao</i>	
A 30 NS 16 MB 2 B/CELL EMBEDDED FLASH WITH RAMPED GATE TIME-DOMAIN SENSING SCHEME FOR AUTOMOTIVE APPLICATION.....	80
<i>Sebastian Kiesel ; Thomas Kern ; Bernhard Wicht ; Helmut Graeb</i>	
A RELIABLE, LOW-COST, LOW-ENERGY PHYSICALLY UNCLONABLE FUNCTION CIRCUIT THROUGH EFFECTIVE FILTERING	84
<i>Shih-Lien Lu ; Cheng-En Lee ; Peter Noel ; Saman Adham ; Ted Wong ; Jonathan Chang</i>	
A VARIATION-TOLERANT BITLINE LEAKAGE SENSING SCHEME FOR NEAR-THRESHOLD SRAMS	88
<i>Lih-Yih Chiou ; Chi-Ray Huang ; Chang-Chieh Cheng ; Jing-Yu Huang ; Wei-Suo Ling</i>	
BEYOND DIGITAL NEUROMORPHIC HARDWARE: TIME-BASED AND FLASH-BASED DESIGNS	92
<i>Hyung-Il Kim</i>	
CASES FOR ANALOG MIXED SIGNAL COMPUTING INTEGRATED CIRCUITS FOR DEEP NEURAL NETWORKS	93
<i>Mingoo Seok ; Minhao Yang ; Zhewei Jiang ; Aurel A. Lazar ; Jae-Sun Seo</i>	
SCALABLE AI COMPUTING LIFECYCLE	95
<i>Jianxiong Yin</i>	
A LIGHTWEIGHT 1.16 PJ/BIT PROCESSOR FOR THE AUTHENTICATED ENCRYPTION SCHEME KETJESR.....	96
<i>Yun-Wen Lu ; Antoon Purnal ; Simon Vandenhende ; Chen-Yi Lee ; Ingrid Verbauwhede ; Hsie-Chia Chang</i>	
A HIGH PERFORMANCE, LOW ENERGY, COMPACT MASKED 128-BIT AES IN 22NM CMOS TECHNOLOGY	100
<i>Yuan-Hsi Chou ; Shih-Lien L. Lu</i>	
A CRITICAL EVALUATION OF THE PARADIGM SHIFT IN THE DESIGN OF LOGIC ENCRYPTION ALGORITHMS.....	104
<i>Dominik Šišekjovic ; Farhad Merchant ; Rainer Leupers ; Gerd Ascheid ; Volker Kiefer</i>	
REACTANT MINIMIZATION FOR MULTI-TARGET SAMPLE PREPARATION ON DIGITAL MICROFLUIDIC BIOCHIPS USING NETWORK FLOW MODELS	108
<i>Kang-Yi Fan ; Shigeru Yamashita ; Juinn-Dar Huang</i>	
NNSIM: A FAST AND ACCURATE SYSTEMC/TLM SIMULATOR FOR DEEP CONVOLUTIONAL NEURAL NETWORK ACCELERATORS.....	112
<i>Yi-Che Lee ; Ting-Shuo Hsu ; Chun-Tse Chen ; Jing-Jia Liou ; Juin-Ming Lu</i>	
USER- FRIENDLY COMPACT MODEL OF MAGNETIC TUNNEL JUNCTIONS FOR CIRCUIT SIMULATION BASED ON SWITCHING PROBABILITY.....	116
<i>Haoyan Liu ; Takashi Ohsawa</i>	
A CMOS 0.85-V 15.8-NW CURRENT AND VOLTAGE REFERENCE WITHOUT RESISTORS	120
<i>Jing Wang ; Hirofumi Shinohara</i>	
A LIGHT ENERGY HARVESTING SINGLE-INDUCTOR DUAL-INPUT DUAL-OUTPUT CONVERTER FOR WSN	124
<i>Peng-Chang Huang ; Tai-Haur Kuo</i>	

A 15-BIT 20 MS/S SHA-LESS PIPELINED ADC ACHIEVING 73.7 DB SNDR WITH AVERAGING CORRELATED LEVEL SHIFTING TECHNIQUE	128
<i>Jia-Ching Wang ; Tsung-Chih Hung ; Tai-Haur Kuo</i>	
10-BIT SAR ADC WITH NOVEL PSEUDO-RANDOM CAPACITOR SWITCHING SCHEME	131
<i>Pai-Hsiang Hsu ; Yueh-Ru Lee ; Chung-Chih Hung</i>	
EFFICIENT WRITE SCHEME FOR ALGORITHM-BASED MULTI-PORTED MEMORY	135
<i>Bo-Ya Chen ; Bo-En Cher ; Bo-Cheng Lai</i>	
EFFICIENT DYNAMIC FIXED-POINT QUANTIZATION OF CNN INFERENCE ACCELERATORS FOR EDGE DEVICES	139
<i>Yueh-Chi Wu ; Chih- Tsun Huang</i>	
ECOSIM: A SMARTPHONE-BASED SENSOR-NODE EMULATOR WITH NATIVE SENSORS AND PROTOCOL STACK	143
<i>Chung-Yi Kac ; Cheng-Ting Lee ; Yu-Hung Yeh ; Jui-Feng Sung ; Pai H. Chou</i>	
BLUEBOX: A COMPLETE RECORDER FOR CODE-BLUE EVENTS IN HOSPITALS	147
<i>Hsinchung Chen ; Subramanian Meenakshi ; Ali Heydatigorji ; Seyede Mahya Safavi ; Pai H. Chou ; Cheng- Ting Lee ; Ruey-Kang Chang</i>	
A 50 GB/S ADAPTIVE ADFE WITH SNR BASED POWER MANAGEMENT FOR 2-PAM SYSTEMS	151
<i>Chee-Kit Ng ; Yu-Chun Lin ; Shyh-Jye Jou</i>	
MICRO-ARCHITECTURE OPTIMIZATION FOR LOW-POWER BITCOIN MINING ASICS	155
<i>Yu-Zhe Wang ; Jingjie Wu ; Shi-Hao Chen ; Mango Chia-Tso Chao ; Chia-Hsiang Yang</i>	
HIGH-THROUGHPUT 64K-POINT FFT PROCESSOR FOR THZ IMAGING RADAR SYSTEM	159
<i>Chia-Kai Chan ; Hong-Ke Lin ; Chih-Wei Liu</i>	
SLOW-DOWN IN POWER SCALING AND THE END OF MOORE'S LAW?	163
<i>Ghavam Shahidi</i>	
JOURNEY TO 5G	164
<i>Li Fung Chang</i>	
SEMICONDUCTOR FOR 5G	165
<i>Yujun Li</i>	
SILICON TECHNOLOGIES FOR NEXT GENERATION 5G ARCHITECTURES AND APPLICATIONS	166
<i>Shankaran Janardhanan</i>	
SILICON PROCESS IMPACT ON 5G NR MMWAVE FRONT END DESIGN AND PERFORMANCE	167
<i>Chuan-Cheng Cheng ; Jeremy Dunworth ; Sriram Kalpat ; Haitao Cheng ; Gang Liu ; Ming-Ta Yang ; Wing Sy ; Joseph Wang ; Kamal Sahota ; Pr. Chidi Chidambaram</i>	
R&D ACTIVITIES FOR 5G RADIO ACCESS TECHNOLOGIES USING SHF BANDS AND CO-CREATION OF NEW SERVICES USING 5G	169
<i>Yukihiko Okumura</i>	
R&D ACTIVITIES FOR CAPACITY ENHANCEMENT USING 5G ULTRA HIGH-DENSITY DISTRIBUTED ANTENNA SYSTEMS	170
<i>Takashi Dateki</i>	
DEVELOPMENT AND EVALUATION OF LOW-SHF-BAND C-RAN MASSIVE MIMO SYSTEM FOR 5G	171
<i>Yasushi Maruta</i>	
EUVL OPTICS: STATUS AND FUTURE PERSPECTIVES	172
<i>Winfried Kaiser</i>	
AUTONOMOUS DRIVING TECHNOLOGIES AND COMPUTING PLATFORM	173
<i>Peter Hsieh</i>	
CRISP: CENTER FOR RESEARCH ON INTELLIGENT STORAGE AND PROCESSING-IN-MEMORY	174
<i>Yuan Xie</i>	
A PERSPECTIVE ON NVRAM TECHNOLOGY FOR FUTURE COMPUTING SYSTEM	175
<i>Katsuhiko Hoya ; Kosuke Hatsuda ; Kenji Tsuchida ; Yohii Watanabe ; Yusuke Shirota ; Tatsunori Kanai</i>	
NEW MEMORY TECHNOLOGY, DESIGN AND ARCHITECTURE CO-OPTIMIZATION TO ENABLE FUTURE SYSTEM NEEDS	177
<i>Arnaud Furnemont</i>	
EMBEDDED MEMORIES FOR SILICON-IN-PACKAGE: OPTIMIZATION OF MEMORY SUBSYSTEM FROM IOT TO MACHINE LEARNING	178
<i>Fatih Hamzaoglu</i>	
EVOLUTION AND ADVANCES OF THE NONVOLATILE MEMORIES AND APPLICATIONS	179
<i>Yan Li</i>	

EMBEDDED MEMORY: THE FUTURE OF EMERGING MEMORIES 180
Feng-Min Lee

FUTURE OF COMPUTING AND SENSING SYSTEMS FOR EMBEDDED APPLICATIONS 181
Thomas Ernst

**PROGRESS IN NEUROMORPHIC COMPUTING : DRAWING INSPIRATION FROM NATURE
FOR GAINS IN AI AND COMPUTING 182**
Mike Davies

Author Index