PROCEEDINGS OF SPIE

Design-Process-Technology Co-optimization for Manufacturability XIII

Jason P. Cain Editor

27–28 February 2019 San Jose, California, United States

Sponsored by SPIE

Cosponsored by Hitachi High Technologies, America, Inc. (United States)

Published by SPIE

Volume 10962

Proceedings of SPIE 0277-786X, V. 10962

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIEDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings:

Author(s), "Title of Paper," in Design-Process-Technology Co-optimization for Manufacturability XIII, edited by Jason P. Cain, Proceedings of SPIE Vol. 10962 (SPIE, Bellingham, WA, 2019) Seven-digit Article CID Number.

ISSN: 0277-786X ISSN: 1996-756X (electronic)

ISBN: 9781510625716 ISBN: 9781510625723 (electronic)

Published by SPIE P.O. Box 10, Bellingham, Washington 98227-0010 USA Telephone +1 360 676 3290 (Pacific Time)· Fax +1 360 647 1445 SPIE.org Copyright © 2019, Society of Photo-Optical Instrumentation Engineers.

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/19/\$18.00.

Printed in the United States of America by Curran Associates, Inc., under license from SPIE.

Publication of record for individual papers is online in the SPIE Digital Library.



Paper Numbering: Proceedings of SPIE follow an e-First publication model. A unique citation identifier (CID) number is assigned to each article at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

• The first five digits correspond to the SPIE volume number.

• The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

- vii Authors
- ix Conference Committee

DESIGN-TECHNOLOGY CO-OPTIMIZATION

- 10962 03 **Optimization of read and write performance of SRAMs for node 5nm and beyond** [10962-2]
- 10962 05 **Backside power delivery as a scaling knob for future systems** [10962-4]
- 10962 06 CFET standard-cell design down to 3Track height for node 3nm and below [10962-5]

LAYOUT ANALYTICS

- 10962 07 Persistent homology analysis of complex high-dimensional layout configurations for IC physical designs [10962-6]
- 10962 08Machine learning based wafer defect detection [10962-7]
- 10962 0A **Fast detection of largest repeating layout pattern** [10962-9]
- 10962 OB **Process window-based feature and die failure rate prediction** [10962-10]

MACHINE LEARNING

- 10962 0D Optical proximity correction using bidirectional recurrent neural network (BRNN) [10962-12]
- 10962 OE Investigation of machine learning for dual OPC and assist feature printing optimization [10962-13]

PROCESS MODELING AND LAYOUT OPTIMIZATION

- 10962 0GDesign for manufacturability for analog, radio frequency, and millimeter wave designs
[10962-15]
- 10962 OH **3D** resist reflow compact model for imagers microlens shape optimization [10962-16]

- 10962 01 Efficient electrical characteristics estimation techniques for sub 20 nm FDSOI integrated circuits with non-rectangular gate patterning effects [10962-17]
- 10962 0J **Optimizing DFM scores by using a genetic evolution algorithm** [10962-18]
- 10962 0K Full-chip layout optimization for photo process window improvement of 3D NAND metal routing level [10962-19]

DESIGN INTERACTIONS WITH METROLOGY: JOINT SESSION WITH CONFERENCES 10959 AND 10962

10962 0L Critical defect detection, monitoring and fix through process integration engineering by using D2DB pattern monitor solution [10962-20]

EUV OPC AND MODELING: JOINT SESSION WITH CONFERENCES 10957 AND 10962

10962 0N SAQP spacer merge and EUV self-aligned block decomposition at 28nm metal pitch on imec 7nm node [10962-22]

HOTSPOT DETECTION

- 10962 0Q Lithography hotspot candidate detection using coherence map (Invited Paper) [10962-25]
- 10962 OR CAPP: context analyzer and printability predictor [10962-26]
- 10962 OS Hotspot detection using squish-net [10962-27]
- 10962 0T Multi-criteria hotspot detection using pattern classification [10962-28]
- 10962 0U Multilayer CMP hotspot modeling through deep learning [10962-29]

POSTER SESSION

- 10962 0V SALELE process from theory to fabrication [10962-30]
- 10962 0X Sample patterns extraction from layout automatically based on hierarchical cluster algorithm for lithography process optimization [10962-32]
- 10962 0Y Incorporating process variation contours in design rule calculation and SRAM design optimization [10962-33]

10962 10	Copper interconnect topography simulation in 3D NAND designs [10962-35]
10962 11	FEOL CMP modeling challenges and solution in 3D NAND [10962-36]
10962 12	Design rule exploration for width sensitive zone for metal layers in advanced nodes [10962-37]
10962 13	Experimental study of the strong halation-effect of a fully PGMEA-based under-layer on a highly etched topography in the dual damascene via-first approach [10962-38]
10962 14	An efficient way of automatic layout decomposition and pattern classification [10962-39]
10962 15	A smart litho friendly design method to enable fast lithography hotspots detection in design flow [10962-40]
10962 16	Machine learning to improve accuracy of fast lithographic hotspot detection [10962-41]
10962 17	Novel pattern-centric solution for high performance 3D NAND VIA dishing metrology [10962-42]