# 2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV 2018)

Austin, Texas, USA 9 – 10 December 2018



IEEE Catalog Number: CFP1
ISBN: 978-1

CFP18MTV-POD 978-1-5386-9251-6

## Copyright $\odot$ 2018 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP18MTV-POD

 ISBN (Print-On-Demand):
 978-1-5386-9251-6

 ISBN (Online):
 978-1-5386-9250-9

ISSN: 1550-4093

### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 2018 19th International Workshop on Microprocessor and SOC Test, Security and Verification (MTV) MTV 2018

### **Table of Contents**

Co Org Pro	knowledgement vii. onference Chairs viii. ganizing Committee ix ogram Committee x orporate Supporters xi
Τe	echnical Papers
Pro	oving the Capability of Arm IP for Functional Safety Applications .1
Te	st Program Generator MicroTESK for RISC-V .6
Fa	st Reliable Verification Methodology for RISC-V Without a Reference Model .1.2
Mir	ning Security Critical Linear Temporal Logic Specifications for Processors .1.8.  Calvin Deutschbein (University of North Carolina at Chapel Hill) and  Cynthia Sturton (University of North Carolina at Chapel Hill)
A F	Perceptron-Inspired Technique for Hardware Obfuscation .24

How to Close Coverage 10x Faster using Portable Stimulus Standard - A Case Study .28
Shelly Henry (Microsoft) and Nirabh Regmi (Microsoft)
Application of Combinatorial Test (CT) Algorithm for Protocol and Hardware Feature  Validation .31
Rekha Bangalore (Intel Corporation) and Raji M. Bandanapudi (Intel Corporation)
Multi-Master Validation Framework for Next Generation Automotive SOCs .35
2018 FPGA Functional Verification Trends .40.  Harry Foster (Mentor, A Siemens Business)
Getting Started on Co-Emulation: Transition your Design and Testbench to an Emulator .46
Automatic Debug Quantification for Workload Balance and Progress Tracking .52.  Yanhua Cao (Advanced Micro Devices, Inc.), Osama Shoubber (Advanced Micro Devices, Inc.), and Pallavi Jesrani (Advanced Micro Devices, Inc.)
Advanced Regression Management for Post-Silicon Validation of Automotive SOCs .56
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functional Coverage .6.1 Sameh El-Ashry (Si-Vision LLC) and Ahmed Adel (Si-Vision LLC)
Different Reference Models for UVM Environment to Speed Up the Verification Time .67
Transaction Based Speedup for Simulation Replay .73
Pre-Silicon DFT Verification on SOC Slim Model .7.6
Schmoo Data Analysis Using Machine Language Algorithms .7.9
Author Index 87