

# **2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV 2018)**

**Austin, Texas, USA  
9 – 10 December 2018**



**IEEE Catalog Number: CFP18MTV-POD  
ISBN: 978-1-5386-9251-6**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18MTV-POD
ISBN (Print-On-Demand):	978-1-5386-9251-6
ISBN (Online):	978-1-5386-9250-9
ISSN:	1550-4093

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2018 19th International Workshop on Microprocessor and SOC Test, Security and Verification (MTV) **MTV 2018**

## Table of Contents

Acknowledgement .vii.....	
Conference Chairs .viii.....	
Organizing Committee .ix.....	
Program Committee .x.....	
Corporate Supporters .xi.....	

## Technical Papers

Proving the Capability of Arm IP for Functional Safety Applications .1.....	
<i>Asif Jafri (ARM) and Jung-Wook Kim (ARM)</i>	
Test Program Generator MicroTESK for RISC-V .6.....	
<i>Mikhail Chupilko (ISP RAS, Russia), Alexander Kamkin (ISP RAS, MSU, MIPT, HSE, Russia), Artem Kotsynnyak (ISP RAS, Russia), Alexander Protsenko (ISP RAS, Russia), Sergey Smolov (ISP RAS, Russia), and Andrei Tatarnikov (HSE, Russia)</i>	
Fast Reliable Verification Methodology for RISC-V Without a Reference Model .12.....	
<i>Abdelfattah Munir (Department of Communications and Electronics, Ain Shams University, Cairo, Egypt), Mina Magdy (Mentor, a Siemens Business, Cairo, Egypt), Samer Ahmed (Department of Communications and Electronics, Cairo University, Giza, Egypt), Sherouk Nasr (Department of Communications and Electronics, Ain Shams University, Cairo, Egypt), Sameh El-Ashry (Department of Computer and Systems Engineering, Ain Shams University, Cairo, Egypt), and Ahmed Shalaby (Department of Computer Science, Faculty of Computers and Informatics, Benha University, Egypt)</i>	
Mining Security Critical Linear Temporal Logic Specifications for Processors .18.....	
<i>Calvin Deutschbein (University of North Carolina at Chapel Hill) and Cynthia Sturton (University of North Carolina at Chapel Hill)</i>	
A Perceptron-Inspired Technique for Hardware Obfuscation .24.....	
<i>Siroos Madani (University of Louisiana at Lafayette), Mohammad R. Madani (University of Louisiana at Lafayette), and Magdy Bayoumi (University of Louisiana at Lafayette)</i>	

How to Close Coverage 10x Faster using Portable Stimulus Standard - A Case Study .28.....	<i>Shelly Henry (Microsoft) and Nirabh Regmi (Microsoft)</i>
Application of Combinatorial Test (CT) Algorithm for Protocol and Hardware Feature Validation .31.....	<i>Rekha Bangalore (Intel Corporation) and Raji M. Bandanapudi (Intel Corporation)</i>
Multi-Master Validation Framework for Next Generation Automotive SOCs .35.....	<i>Manish Kumar Agarwal (NXP Semiconductor), Amandeep Sharan (NXP Semiconductors), Mohammad Asif Khan (NXP Semiconductors), and Atul Gupta (NXP Semiconductors)</i>
2018 FPGA Functional Verification Trends .40.....	<i>Harry Foster (Mentor, A Siemens Business)</i>
Getting Started on Co-Emulation: Transition your Design and Testbench to an Emulator .46.....	<i>Jigar Savla (Juniper Networks, USA)</i>
Automatic Debug Quantification for Workload Balance and Progress Tracking .52.....	<i>Yanhua Cao (Advanced Micro Devices, Inc.), Osama Shoubber (Advanced Micro Devices, Inc.), and Pallavi Jesrani (Advanced Micro Devices, Inc.)</i>
Advanced Regression Management for Post-Silicon Validation of Automotive SOCs .56.....	<i>Ayushi Agarwal (NXP semiconductors), Pankaj Gupta (NXP semiconductors), and Atul Gupta (NXP semiconductors)</i>
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functional Coverage .61.....	<i>Sameh El-Ashry (Si-Vision LLC) and Ahmed Adel (Si-Vision LLC)</i>
Different Reference Models for UVM Environment to Speed Up the Verification Time .67.....	<i>Amr Moursi (Mentor, a Siemens Business, Cairo, Egypt), Romaisaa Samhoud (Mentor, a Siemens Business, Cairo, Egypt), Yaseen Kamal (Department of Communications and Electronics, Faculty of Engineering, Alexandria University, Alexandria, Egypt), Mazen Magdy (Department of Communications and Electronics, Faculty of Engineering, Alexandria University, Alexandria, Egypt), Sameh El-Ashry (Department of Computer and Systems Engineering, Ain Shams University, Cairo, Egypt), and Ahmed Shalaby (Department of Computer Science, Faculty of Computers and Informatics, Benha University, Egypt)</i>
Transaction Based Speedup for Simulation Replay .73.....	<i>Chetas Mapara (Advanced Micro Devices Inc.) and Priti Nagarajan (Advanced Micro Devices Inc.)</i>
Pre-Silicon DFT Verification on SOC Slim Model .76.....	<i>Pratheema Mohandoss (Intel Corporation) and Archana Rengaraj (Intel Corporation)</i>
Schmoo Data Analysis Using Machine Language Algorithms .79.....	<i>Rekha Bangalore Bangalore (Intel), Adeosun Iuwatosin Oluwatosin (Intel), and Kelvin K. Lam (Intel)</i>
<b>Author Index .87 .....</b>	