

2019 IEEE European Test Symposium (ETS 2019)

**Baden-Baden, Germany
27 – 31 May 2019**



**IEEE Catalog Number: CFP19216-POD
ISBN: 978-1-7281-1174-2**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19216-POD
ISBN (Print-On-Demand):	978-1-7281-1174-2
ISBN (Online):	978-1-7281-1173-5
ISSN:	1530-1877

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

INTER-LOCK: LOGIC ENCRYPTION FOR PROCESSOR CORES BEYOND MODULE BOUNDARIES.....	1
<i>Dominik Šišejkovic ; Farhad Merchant ; Rainer Leupers ; Gerd Ascheid ; Sascha Kegreiss</i>	
ON INTEGRATING LIGHTWEIGHT ENCRYPTION IN RECONFIGURABLE SCAN NETWORKS.....	7
<i>Benjamin Thiemann ; Linus Feiten ; Pascal Raiola ; Bernd Becker ; Matthias Sauer</i>	
REVISITING LOGIC LOCKING FOR REVERSIBLE COMPUTING	13
<i>Nimisha Limaye ; Muhammad Yasin ; Ozgur Sinanoglu</i>	
A 52 DB-SFDR 166 MHZ SINUSOIDAL SIGNAL GENERATOR FOR MIXED-SIGNAL BIST APPLICATIONS IN 28 NM FDSOI TECHNOLOGY	19
<i>Hani Malloug ; Manuel J. Barragan ; Salvador Mir</i>	
POWER MEASUREMENT AND SPECTRAL TEST OF ZIGBEE TRANSMITTERS FROM 1-BIT UNDER-SAMPLED ACQUISITION	25
<i>T. Vayssade ; F. Azaïs ; L. Latorre ; F. Lefevre</i>	
MODEL-DRIVEN AMS TEST SETUP VALIDATION TOOL PREPARED FOR IEEE P1687.2	31
<i>Leon M. A. Van De Logt ; Vladimir A. Zivkovic ; Ingrid H. A. Van Baast</i>	
MACHINE LEARNING-BASED PREDICTION OF TEST POWER.....	37
<i>Harshad Dhotre ; Stephan Eggersgluß ; Krishnendu Chakrabarty ; Rolf Drechsler</i>	
ON GENERATING FAULT DIAGNOSIS PATTERNS FOR DESIGNS WITH X SOURCES	43
<i>Xijiang Lin ; Sudhakar M. Reddy</i>	
HIGH-LEVEL COMBINED DETERMINISTIC AND PSEUDO-EXHAUSTIVE TEST GENERATION FOR RISC PROCESSORS.....	49
<i>Adeboye Stephen Oyeniran ; Raimund Ubar ; Maksim Jenihhin ; Cemil Cem Gürsoy ; Jaan Raik</i>	
IJTAG COMPATIBLE TIMING MONITOR WITH ROBUST SELF-CALIBRATION FOR ENVIRONMENTAL AND AGING VARIATION.....	55
<i>Ghazanfar Ali ; Jerrin Pathrose ; Hans G. Kerkhoff</i>	
STAHL: A NOVEL SCAN-TEST-AWARE HARDENED LATCH DESIGN	61
<i>Ruijun Ma ; Stefan Holst ; Xiaoqing Wen ; Aibin Yan ; Hui Xu</i>	
HARDWARE-BASED AGING MITIGATION SCHEME FOR MEMORY ADDRESS DECODER	67
<i>Daniël Kraak ; Innocent Agbo ; Mottaqiallah Taouil ; Said Hamdioui ; Pieter Weckx ; Stefan Cosemans ; Francky Catthoor</i>	
PINHOLE DEFECT CHARACTERIZATION AND FAULT MODELING FOR STT-MRAM TESTING	73
<i>Lizhou Wu ; Siddharth Rao ; Guilherme Cardoso Medeiros ; Mottaqiallah Taouil ; Erik Jan Marinissen ; Farrukh Yasin ; Sebastien Couet ; Said Hamdioui ; Gouri Sankar Kar</i>	
A MACHINE LEARNING-BASED APPROACH TO OPTIMIZE REPAIR AND INCREASE YIELD OF EMBEDDED FLASH MEMORIES IN AUTOMOTIVE SYSTEMS-ON-CHIP.....	79
<i>A. Manzini ; P. Inglese ; L. Caldi ; R. Cantero ; G. Carnevale ; M. Coppetta ; M. Giltrelli ; N. Mautone ; F. Irrera ; R. Ullmann ; P. Bernardi</i>	
BACK-ANNOTATION OF INTERCONNECT PHYSICAL PROPERTIES FOR SYSTEM-LEVEL CROSSTALK MODELING	85
<i>Rezgar Sadeghi ; Nooshin Nosrati ; Katayoon Basharkhah ; Zainalabedin Navabi</i>	
POST-SILICON VALIDATION OF IEEE 1687 RECONFIGURABLE SCAN NETWORKS	91
<i>Aleksa Damljanovic ; Artur Jutman ; Giovanni Squillero ; Anton Tsertov</i>	
EXPLORING ALGEBRAIC INTERPOLANTS FOR RECTIFICATION OF FINITE FIELD ARITHMETIC CIRCUITS WITH GRÖBNER BASES.....	97
<i>Utkarsh Gupta ; Priyank Kalla ; Irina Iliaeva ; Florian Enescu</i>	
SECURITY IN AUTONOMOUS SYSTEMS	103
<i>Stefan Katzenbeisser ; Ilia Polian ; Francesco Regazzoni ; Marc Stöttinger</i>	
ALTERNATIVES TO FAULT INJECTIONS FOR EARLY SAFETY/SECURITY EVALUATIONS	111
<i>Michele Portolan ; Alessandro Savino ; Regis Leveugle ; Stefano Di Carlo ; Alberto Bosio ; Giorgio Di Natale</i>	
APPROXIMATE COMPUTING DESIGN EXPLORATION THROUGH DATA LIFETIME METRICS	121
<i>Alessandro Savino ; Michele Portolan ; Regis Leveugle ; Stefano Di Carlo</i>	
IMPACT OF REDUCED PRECISION IN THE RELIABILITY OF DEEP NEURAL NETWORKS FOR OBJECT DETECTION	127
<i>Fernando Fernandes Dos Santos ; Philippe Navaux ; Luigi Carro ; Paolo Rech</i>	

DIGITAL BUILT-IN SELF-TEST FOR PHASED LOCKED LOOPS TO ENABLE FAULT DETECTION	133
<i>Mehmet Ince ; Ender Yilmaz ; Wei Fu ; Joonsung Park ; Krishnaswamy Nagaraj ; Leroy Winenberg ; Sule Ozev</i>	
BUILT-IN SELF-TEST FOR INTER-LAYER VIAS IN MONOLITHIC 3D ICS.....	139
<i>Arjun Chaudhuri ; Sanmitra Banerjee ; Heechun Park ; Bon Woong Ku ; Krishnendu Chakrabarty ; Sung-Kyu Lim</i>	
K³ TAM OPTIMIZATION FOR TESTING 3D-SOCS USING NON-REGULAR TIME-DIVISION-MULTIPLEXING	145
<i>Panagiotis Georgiou ; Iakovos Theodosopoulos ; Xrysovalantis Kavousianos</i>	
DEPENDABLE WIRELESS INDUSTRIAL IOT NETWORKS: RECENT ADVANCES AND OPEN CHALLENGES	151
<i>Fotis Foukalas ; Paul Pop ; Fabrice Theoleyre ; Carlo Alberto Boano ; Chiara Buratti</i>	
A SUPERVISED MACHINE LEARNING APPLICATION IN VOLUME DIAGNOSIS	161
<i>Yue Tian ; Gaurav Veda ; Wu-Tung Cheng ; Manish Sharma ; Huaxing Tang ; Neerja Bawaskar ; Sudhakar M. Reddy</i>	
NON-ADAPTIVE PATTERN REORDERING TO IMPROVE SCAN CHAIN DIAGNOSTIC RESOLUTION.....	167
<i>Yu Huang ; Jakub Janicki ; Szczepan Urban</i>	
LEARNX: A HYBRID DETERMINISTIC-STATISTICAL DEFECT DIAGNOSIS METHODOLOGY	173
<i>Soumya Mittal ; R. D. Shawn Blanton</i>	
ON THE EVALUATION OF THE PIPB EFFECT WITHIN SRAM-BASED FPGAS	179
<i>Corrado De Sio ; Sarah Azimi ; Luca Sterpone</i>	
B-OPEN: A NEW DEFECT IN NANOMETER TECHNOLOGIES DUE TO SADP PROCESS	181
<i>Freddy Forero ; Michel Renovell ; Victor Champac</i>	
TEST SOLUTIONS FOR HIGH DENSITY 3D-IC INTERCONNECTS - FOCUS ON SRAM-ON-LOGIC PARTITIONING	183
<i>Imed Jani ; Didier Lattard ; Pascal Vivet ; Jean Durupt ; Sebastien Thuries ; Edith Beigné</i>	
FEATURE ENGINEERING FOR RECYCLED FPGA DETECTION BASED ON WID VARIATION MODELING	185
<i>Foissal Ahmed ; Michihiro Shintani ; Michiko Inoue</i>	
DFT SCHEME FOR HARD-TO-DETECT FAULTS IN FINFET SRAMS	187
<i>Guilherme Cardoso Medeiros ; Mottaqiallah Taouil ; Moritz Fieback ; Leticia Bolzani Poehls ; Said Hamdioui</i>	
CONCURRENT ESTIMATION OF A PLL TRANSFER FUNCTION BY CROSS-CORRELATION WITH PSEUDO-RANDOM JITTER.....	189
<i>Jan Schat ; Ulrich Möhlmann</i>	
PATRAN: TRANSLATION PLATFORM FOR TEST PATTERN PROGRAM	191
<i>Jung-Geun Park ; Minsu Kim ; Soo-Mook Moon ; Sungyeol Kim ; Insu Yang ; Hyunsoo Jung</i>	
A FUNCTIONAL APPROACH TO TEST AND DEBUG OF IEEE 1687 RECONFIGURABLE NETWORKS.....	193
<i>Michele Portolan ; Riccardo Cantoro ; Ernesto Sanchez</i>	
TEST ADAPTED SHIELDING BY A MULTIPURPOSE CROSSTALK AVOIDANCE SCHEME	195
<i>Mahsa Akhsham ; Atefessadat Seyedolhosseini ; Zainalabedin Navabi</i>	
HYBRID ARCHITECTURE FOR EMBEDDED TEST COMPRESSION TO PROCESS REJECTED TEST PATTERNS.....	197
<i>Sebastian Huhn ; Daniel Tille ; Rolf Drechsler</i>	
TEST PATTERN GENERATOR FOR MAJORITY VOTER BASED QCA COMBINATIONAL CIRCUITS TARGETING MMC DEFECT	199
<i>Vaishali Dhare ; Usha Mehta</i>	
SYMBOLIC CIRCUIT ANALYSIS UNDER AN ARC BASED TIMING MODEL.....	201
<i>Görschwin Fey ; Alberto Garcia-Ortiz</i>	
A DYNAMIC GREEDY TEST SCHEDULER FOR OPTIMIZING PROBE MOTION IN IN-CIRCUIT TESTERS	203
<i>L. Bonaria ; M. Raganato ; M. Sonza Reorda ; G. Squillero</i>	
Author Index	