

2018 IEEE Electron Devices Kolkata Conference (EDKCON 2018)

**Kolkata, India
24-25 November 2018**



**IEEE Catalog Number: CFP18P61-POD
ISBN: 978-1-5386-6416-2**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18P61-POD
ISBN (Print-On-Demand):	978-1-5386-6416-2
ISBN (Online):	978-1-5386-6415-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Sl. No.	Title	Page No.
	Welcome Message from the General Chair	xiii
	Welcome Message from the General Co-Chairs	xiv
	Welcome Message from the General Co-Chairs	xv
1.	Study of Ag Doped SnO₂ Film and Its Response Towards Aromatic Compounds Present in Tea <i>Priyanka Kakoty and Manabendra Bhuyan</i>	1-5
2.	<i>Low loss ohmic type piezoelectric actuated RF MEMS switch designed with PZT and ZnO</i> <i>Suvendu Nayak, Jogesh Chandra Dash and Himanshu Diwakar</i>	6-10
3.	Study of Gate Misalignment effects in Single-Material Double-Gate (SMDG) MOSFET Considering source and drain Lateral Gaussian Doping Profile <i>Himanshu Diwakar, Suvendu Nayak and Rohit Kumar</i>	11-14
4.	Design of Real-Time Acquisition and Filtering for MEMS-based Accelerometer Data in Microcontroller <i>Samruddhi Chikhalikar, Omkar Khandekar and Chinmoy Bhattacharya</i>	15-18
5.	On Some Analysis of Optical Microring Resonator to the Generation of Microwave Signal <i>Shuvajit Roy and Abhirup Das Barman</i>	19-22
6.	<i>Analysis of miniaturized acoustic transducer for cell-lysis</i> <i>Yeshvant Matey, Akula Sri Charan and S. M Kulkarni</i>	23-27
7.	Design Optimization of Microdisk Resonator Using Interior Point Algorithm <i>Manjula Sutagundar, B.G. Sheeparamatti and D.S.Jangamshetti</i>	28-31
8.	<i>Modeling short channel behavior of proposed Work Function Engineered High-k gate stack DG MOSFET with vertical Gaussian doping</i> <i>Priyanka Saha, Pritha Banerjee, Dinesh Kumar Dash and Subir Kumar Sarkar</i>	32-36
9.	Analytical Investigation of Differential Conductance in Submicron HEMT with Two Different Substrates <i>Arpan Deyasi, Biplab Sen, Gourab Saha and Angsuman Sarkar</i>	37-41
10.	Millimeter-Wave and Terahertz Magnetic Field Tunable Avalanche Transit Time Sources	42-45

11. **A Hybrid Atomistic – Semi-analytical modeling on Schottky barrier Au-MoS₂-Au MOSFETs**
Arnab Mukhopadhyay, Sandip Bhattacharya, Partha Sarathi Gupta, Lopamudra Banerjee, Amretashis Sengupta and Hafizur Rahaman 46-50
12. **Si~3C-SiC Multiple Quantum Barrier High Speed, Wide-Band Avalanche Photodiodes**
Somrita Ghosh and Aritra Acharyya 51-54
13. **Thermal and Optoelectrical analysis of La_{0.7}Sr_{0.3}MnO₃ Thin Film Thermistor in 8-12 μ m range for Uncooled Microbolometer Application**
Nirupam Paul, Sudharshan Vadnala, Amit Agrawal, Siva R. Vanjari and Shiv Govind Singh 55-59
14. **Performance analysis of Schottky Barrier height modulation in strained (10, 0) MoS₂ Armchair Nano Ribbon-metal junction**
Lopamudra Banerjee, Arnab Mukhopadhyay, Partha Sarathi Gupta, Amretashis Sengupta and Hafizur Rahaman* 60-63
15. **Investigation of Design Parameters in MEMS Based Piezoelectric Vibration Energy Harvester**
Indrajit Sil, Kalyan Biswas 64-69
16. **Effect of strain on Density of States and Directional Dependent Electron Effective Mass of two dimensional intrinsic Graphene**
Alokesh Mondal, Anup Dey and Biswajit Maiti 70-74
17. **Effect of strain on Quantum Capacitance of two dimensional intrinsic Graphene**
Alokesh Mondal, Anup Dey and Biswajit Maiti 75-79
18. **Design, Simulation and Optimisation of an Arrayed Gas Sensor using Metal Oxide based Nanowires**
Akella Kartik, Sesha Sai Anudeep Karnam, Ravi Pamula and Suja K. J. 80-86
19. **Two Strained-Si layers in Channel region of HOI MOSFET**
Lalthanpuii khiangte and Rudra Sankar Dhar 87-90
20. **Modeling of carbon chain device employing quantum mechanical method: A hybrid diode**
M. Taazeem Ansari, M. Mudassir Husain and M. Rafat 91-97
21. **Automation of 14.5 GHz ECR ion source and injection line distributed vacuum system for room temperature cyclotron**
Suman Kumar Guha, P. Y. Nabhiraj, Subrata Chattopadhyay, Ritam Bera and Pulak Dhara 98-102
22. **Multiple Quantum Well IMPATT Sources based on Si~3C-SiC Heterostructures Operating at Millimeter-Wave and Terahertz Frequency Bands** 103-105

23. **Oxide Stack Engineered Double Surrounding Gate (OSE-DSG) MOSFET for Submillimeter Analog Application**
Sanjana Srivastava, Shreya Nandy, Sonam Rewari and R.S.Gupta 106-109
24. **Design of Flyback Converter by using an Ideal Switch and a MOSFET Switch**
Gourab Das, M.De and K.K.Mandal 110-114
25. **Impact of variation in barrier thickness on a Gate-Engineered TM-DG Heterostructure MOSFET to suppress SCE's and it's Analog,RF, linearity performance investigation for SOC applications**
Biswajit Baral, Sudhansu Mohan Biswal, Prerana Priya, Sarita Pani and Sanjit Kumar Swain 115-121
26. **Quantum Cost Optimized Design of Reversible 2's Complement Code Converter**
Heranmoy Maity, Arindam Biswas, Anita Pal and Anup Kumar Bhattacharjee 122-125
27. **Incorporation of Tensile and Compressive channel Stress by Modulating SiGe Stressor length in Embedded Source/Drain Si-FinFET Architecture**
Kunal Sinha, Partha Sarathi Gupta, Sanatan Chattopadhyay and Hafizur Rahaman 126-131
28. **Study on Impact of LC-Filter Parameters under Variable Loading Conditions of Three-Phase Voltage Source Inverter**
Subhradip Mondal, Pritam Kumar Gayen and Kabita Gupta 132-136
29. **Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale**
S. Dey, T. P. Dash, S. Das, E. Mohapatra, J. Jena and C. K. Maiti 137-141
30. **Inadequacy of Markov Model in Modeling of Electromigration-induced Resistance Degradation**
Aparna Adhikari and Arijit Roy 142-147
31. **Effect of Intersubband Interaction on Non-linear Electron Mobility in Asymmetric AlGaAs Parabolic Double Quantum Well Structure**
Narayan Sahoo, Sangeeta Palo, Ajit K Panda and Trinath Sahu 148-151
32. **Variability Due to Orientation Dependent Oxide Thickness in SOI-FinFETs**
S. Dey, T. P. Dash, S. Das, J.Jena, E .Mohapatra and C. K. Maiti 152-156
33. **Electron Transport in Al_xGa_{1-x}As based Non-Square Double Quantum Well Field Effect Transistor Structure**
Sangeeta K Palo, Trinath Sahu, Ajit K Panda and Narayan Sahoo 157-160
34. **High performance Low leakage pocket SixGe_{1-x} Junction-less Single-Gate Tunnel FET for 10 nm Technology** 161-165

	<i>Suman Lata Tripathi, Sandhya Awasthi, Sanjeet Kumar Sinha and Govind Singh Patel</i>	
35.	Stress Tuning in NanoScale FinFETs at 7nm <i>T.P.Dash, S. Dey, S. Das, E. Mohaptra, J. Jena and C. K. Maiti</i>	166-170
36.	Stress Analysis in Uniaxially Strained-SiGe Channel FinFETs at 7N Technology Node <i>T. P. Dash, S. Das, S. Dey, J. Jena, E. Mohapatra and C. K. Maiti</i>	171-175
37.	Effect of High-K Dielectric on Drain Current of IDDG MOSFET using Ortiz-Conde Model <i>Arpan Deyasi, Anal Roy Chowdhury, Krishnendu Roy and Angsuman Sarkar</i>	176-181
38.	FPGA Implementation of RNS Adder Based MAC Unit in Ternary Value Logic Domain for Signal Processing Algorithm and its Performance Analysis <i>Aniruddha Ghosh and Amitabha Sinha</i>	182-187
39.	Analysis of low frequency noise in nanoscale InAsxSb1-x MOSFETs with varying compositions <i>Swagata Bhattacharjee and Abhijit Biswas</i>	188-192
40.	Enhanced modified Smith predictor for delay dominated unstable processes <i>Somak Karan and Chanchal Dey</i>	193-197
41.	Numerical Modeling Of Native Defects in CVD Grown Diamond Photodetectors <i>Sarthak Mohapatra, P.K.Sahu and N.N. Murty</i>	198-201
42.	Energy-efficient approximate squaring hardware for error-resilient digital systems <i>Merin Loukrakpam, Ch. Lison Singh and Madhuchhanda Choudhury</i>	202-206
43.	Impact of donor layer thickness, doping concentration and gate-width on Gate-Capacitance of AlGa_N/Ga_N Single and Double Heterostructure HEMT for Microwave Frequency Applications <i>Nisha Chugh, Monika Bhattacharya, Manoj Kumar and R.S. Gupta</i>	207-212
44.	Wettability of Metal Assisted Chemically Etched (MaCE) Grass like Silicon Nanowires <i>Shrabani Ghosh, Swaralipi Dey, Biswajit Das, Nirmalya Sankar Das, Sourav Sarkar and K.K.Chattopadhyay</i>	213-217
45.	A Simulation Based Comparative Study of P3HT: PCBM and OC1C10PPV: PCBM Organic Solar Cells <i>Madhupriya Samanta, Kalyan Kumar Chattopadhyay and Chayanika Bose</i>	218-221
46.	Performance Enhanced Unsymmetrical FinFET and its Applications	222-227

47. **Prediction of Effective Core Area and Index of Refraction of Single-mode Graded Index Fiber in Presence of Kerr Nonlinearity**
Mithun Maity, Anup Kumar Maiti, Himadri Mandal and Sankar Gangopadhyay 228-233
48. **Study of Effect of downscaling on the Analog/RF Performance of Gate all around JLMOSFET**
Sarita Misra, Sudhanshu Mohan Biswal, Biswajit Baral, Sanjit Kumar Swain and Sudhansu Kumar Pati 234-241
49. **Comparison of linearity Performance of InAs based DG-MOSFETs with Gate Stack, SiO₂ and HfO₂**
Sanjit Kumar Swain, Sarosij Adak, Sudhansu Mohan Biswal, Biswajit Baral, Saradiya Parija 242-246
50. **Design and Analysis of a Low Power High-Performance GDI Based Radix 4 Multiplier Using Modified Booth Wallace Algorithm**
Biswarup Mukherjee and Aniruddha Ghosal 247-251
51. **Capacitive Analysis of Hetero Material Gate PNIN-DG-TFET over Diverge Temperature Range for Superior RF/Microwave Performance**
Rupinder Kaur, Jaya Madan, Rajnish Sharma, Rahul Pandey and Rishu Chaujar 252-257
52. **Effect of InGaAsP Cap-layer in InP/InGaAs pnp δ -doped Heterojunction Bipolar Transistor**
M.R.Jena, A.K.Panda and G. N. Dash 258-260
53. **Dye-Sensitized Solar Cells Fabrication Employing Natural hues as Photosensitizing Substances**
Chaiti Kumar, Sweta Chatterjee, Anup Kumar Ghosh, Sachindranath Das and Sankar Narayan Patra 261-264
54. **Stepped poly gate In_{0.53}Ga_{0.47}As/InP MOSHFET to enhance the device Performance**
Soumya S. Mohanty, Urmila Bhanja and Guru Prasad Mishra 265-269
55. **Experimental Investigation of Load Characteristics of Piezofilm-based Energy Harvester**
Priyanka Guin, Abhishek Mallick and Arijit Roy 270-273
56. **Ambipolar performance improvement of dual material TFET using drain underlap engineering**
P. Singh, V. K. Chauhan, D. D. Ray, S. Dash and G. P. Mishra 274-277
57. **Numerical Simulation of CeOx ETL based Perovskite Solar Cell:- An optimization study for high efficiency and stability**
Anu Singla, Rahul Pandey, Rajnish Sharma, Jaya Madan, Kanwardeep Singh, Vinod Kumar Yadav and Rishu Chaujar 278-282
58. **An extensive simulation study of Gaussian drain doped heterojunction double gate TFET** 283-287

59. **Run Time Vth Extraction Based On-chip NBTI Mitigation Sensor for 6T SRAM Cell**
Kuldeep Raghuwanshi, Prachi Sanvale, Kratika Sharma, Vaibhav Neema and Praveen Singh 288-293
60. **Design and Analysis of Distributed MEMS Transmission line (DMTL) based Tunable Band Pass Filter**
K. Srinivasa Rao, G.V. Ganesh and K. Girija Sravani 294-301
61. **An Investigation on Capacitance Modeling of Step Structure RF MEMS Perforated Shunt Switch**
K. Girija Sravani, Koushik Guha and K. Srinivasa Rao 302-311
62. **Design of Low Pull-In Voltage and high Isolation of step Structure Capacitive RF MEMS Switch for Satellite Applications**
K.Girija Sravani, Koushik Guha, K.L. Baishnab, G.Shanti and K.Srinivasa Rao 312-322
63. **Device Modeling of Double Layered TiO₂ Nanotube Array based Resistive Vapor Sensor**
Arnab Hazra 323-327
64. **A Multi Vt approach for Silicon Nanotube FET with Halo Implantation for improved DIBL**
Avtar Singh, Saurabh Chaudhury, Inamul Hussain, Abhigyan Ganguly and Chandan Kumar Sarkar 328-331
65. **A Review On The Effects Of Technology On CMOS and CPL Logic Style On Performance, Speed And Power Dissipation**
Inamul Hussain, Avtar Singh and Saurabh Chaudhury 332-336
66. **Dielectric Modulated Triple Metal Gate All Around MOSFET (TMGAA) for DNA Bio-Molecule Detection**
Anubha Goel, Sonam Rewari, Seema Verma and R.S.Gupta 337-340
67. **Effect of Channel Dimensions on Transfer Characteristics of Graphene FET**
Sriyanka Behera, Satya R. Pattanaik and Gananath Dash 341-343
68. **Performance analysis of down scaling effect of Si based SRG Tunnel FET**
Sudhansu Mohan Biswal, Biswajit Baral, Sanjit Kumar Swain, and Sudhansu Kumar Pati 344-348
69. **Investigations on Infrared(IR) sensitive material for Microbolometer using material selection approaches**
Dev Gupta and Navneet Gupta 349-353
70. **Analysis of Different Gate Dielectric Materials in Carbon Nanotube Field Effect Transistor (CNFET) using Optimization Technique**
Ankita Dixit and Navneet Gupta 354-357

71. **Electrical Characteristics Assessment of Gate Metal and Source Pocket Engineered DG-TFET for low Power Analog Applications**
Jaya Madan, Rupinder Kaur, Rajnish Sharma, Rahul Pandey and Rishu Chaujar 358-362
72. **Multilayer Graphene Oxide as an Active Layer in Silicon Heterojunction Solar Cell**
Pramila Mahala, Sumitra Singh and Navneet Gupta 363-366
73. **Power and Delay Analysis of Junction-less Double Gate CMOS Inverter in Near and Sub-threshold Regime**
Dipanjan Sen, Bijit Banik and Swarnil Roy 367-372
74. **Optimization of the components of a Visible light communication system for efficient data transfer**
Sujit Chatterjee and Banty Tiru 373-378
75. **Third Order Sinusoidal Oscillator employing single CCDDCCTA**
Ajay Kumar Kushwaha, Ashok Kumar and Prakash Pareek 379-382
76. **Resistive switching behavior of RF sputtered calcium copper titanate thin films with various annealing approach**
Nilakantha Tripathy, Surya Prakash Ghosh, Diana Pradhan and Jyoti Prakash Kar 383-387
77. **Effect of process temperature on molybdenum disulphide layers grown by chemical vapor deposition technique**
Diana Pradhan, Surya Prakash Ghosh, Nilakantha Tripathy, Gouranga Bose and Jyoti Prakash Kar 388-391
78. **Multi-layered Thermal Actuator realization using Metal Passivated TMAH Micro-machining**
Vikram Maharshi, Viphratuo Mere and Ajay Agarwal 392-395
79. **Calibration and Pre-Processing Techniques for A Smartphone-Based Driving Events Identification and Classification System**
Munaf Salim Najim Al-Din 396-402
80. **Analysis of Different Characteristics of SOI-TFET with Ge Material as Source Pocket**
Sanjeet Kumar Sinha, Suman Lata Tripathi, Goutam Chatterjee and Nisarga Chand 403-406
81. **Breakdown Voltage Analysis of Different Field Plate AlGaIn/GaN HEMTs : TCAD Based Assessment**
Neha, Vandana Kumari, Mridula Gupta and Manoj Saxena 407-412
82. **Comparison of electrical characteristics of 28 nm Bulk MOSFET and FDSOI MOSFET**
Mehak Godara, Charu Madhu and Garima Joshi 413-418
83. **Design and fabrication of Electro-Thermal 1-D Micro-Mirror** 419-422

84. **RingFET Architecture for High Frequency Applications: TCAD based Assessment**
Vandana Kumari, Manoj Saxena and Mridula Gupta 423-427
85. **Parametric Variation of ZnSe/TiO₂ Electron Transport Layer Based Perovskite Solar Cell: A Simulation Study and Optimization**
Navneet Arora, Rahul Pandey, Rajnish Sharma, Jaya Madan and Rishu Chaujar 428-432
86. **Comparative Study of Unmodified WO₃-ZnO and Au-Modified WO₃-ZnO Based thin film Sensor Fabrication for Enhanced CH₄ Gas Sensing Performance**
Anup Dey, Bikram Biswas and Subir Kumar Sarkar 433-436
87. **Effect of various dielectrics to plasmonic improvement in metal-dielectric-semiconductor substrate**
Partha Sarkar, Saradindu Panda, Asish Kumar Mukhopadhyay and Bansibadan Maji 437-440
88. **Design of MEMS Temperature sensor using Molybdenum Material for Enhancing its Performance**
S.S.Manikandan, V.R.Prakash, M.Saravanan and P.Kumaraguru Diderot 441-444
89. **Nano Structured Gas Sensing Device and Its Application in Underground Mines**
Subhrapratim Nath, Anup Dey, Prithviraj Pachal, Saikat Roy Chowdhury, Jamuna Kanta Sing and Subir Kumar Sarkar 445-449
90. **Design and Implementation of Arduino Based Voting Machine**
Santosh Kumar Shaw, Sashank Poddar, Vivek Singh and Sudip Dogra 450-454
91. **Study of Power Delay Characteristic of Subthreshold SCL inverter using Junction-less DGMOSFET**
Dipanjan Sen, Savio Jay Sengupta and Swarnil Roy 455-460
92. **An Efficient Microsensor System for Selective Detection of Methanol using TiO₂ Nanotubes**
Sanghamitra Ghosal and Partha Bhattacharyya 461-464
93. **A novel GaN-HEMT based inverter and cascade amplifier**
Sritoma Paul, Shubham Mondal, Angsuman Sarkar 465-469
94. **Improvement of Acetone Sensing Performance in rGO Modified ZnO Nanotubes based Binary Hybrid Structure at Low Temperature**
Indranil Maity and Partha Bhattacharyya 470-474
95. **Analytical study of unipolar junction transistor as a novel dual material double gate MOSFET to suppress short-channel effect** 475-480

96. **Electrical Properties of Plasma Irradiated Silicon Nanowires for Photovoltaics Applications**
Rabina Bhujel, Sadhna Rai, Utpal Deka and Bibhu Prasad Swain 481-484
97. **Analysis of Tera Hertz Optical Asymmetric Demultiplexer(TOAD) based Optical Switch using soliton pulse**
K . Maji, K . Mukherjee and Ashif Raja 485-488
98. **Electrochemical Analysis of Graphene Oxide and Reduced Graphene Oxide for Super Capacitor Applications**
Sadhna Rai, Rabina Bhujel and Bibhu Prasad Swain 489-492
99. **Semi-Empirical Modeling of electrically doped Graphene Nanoribbon Field Effect Transistor**
Suranjana Mukherjee, Sayantika Das and Debashis De 493-498
100. **A Study on sensitivity of ION/IOFF ratio of JLT to structural parameters**
Madhabi Ganguly, Subhro Ghosal, and Debarati Ghosh 499-504
101. **Noise Chareacterization of InAs Based DG-HEMT Devices for RF Applications**
Poornachandran R, Mohankumar N, Saravana Kumar R, Baskaran S and Kumutha S. 505-508
102. **DC and RF Characterization of InAs based Double delta doped MOSHEMT device**
Saravana Kumar R, Poornachandran R, Baskaran S, Mohankumar N, Sandhiya S and Shanmugapriya K.U. 509-512
103. **PSO Variants and Its comparison with Firefly Algorithm in solving VLSI Global Routing Problem**
Sudipta Ghosh, Subhprapratim Nath, Rajarshi Biswas, P Venkateswaran, Jamuna Kanta Sing and Subir Kumar Sarkar 513-518
104. **Impact of Source Engineering in Split Drain Tunnel Field Effect Transistor**
Ayan Bhattacharya, Debadipta Basak, S. Reddy and Subir Kumar Sarkar 519-522
105. **FPGA realization of Medical Image Watermarking**
Sandeep Bal, Sanjay Das, Soumadeb Dutta, Souma Das, Debamita Biswas and Abhishek Basu 523-528
106. **Performance assessment of a double gate work function engineered doped Tunnel FET based on 2D surface potential model**
Ria Bose and J. N. Roy 529-534
107. **Mathematical Analysis & Simulation for Designing Two Dimensional Out Pipe Crawler for Oil Industry**
Devesh Mishra, Krishna Kant Agrawal, R.S. Yadav, Tanuja Pande and N. K. Shukla 535-540

108. Power-Energy Optimization of Solar Photovoltaic Device Modeling	<i>Sabuj Sarkar and Md. Mostafizur Rahman</i>	541-546
109. Hydrostatic Pressure Study of GaAsSbN/GaAs Quantum Well Based Optoelectronic Devices	<i>I. Mal, D. P. Samajdar and Debamita Roy</i>	547-551
110. Studying the Impact of Compound Semiconductor Material in Drain Region Extended Tunnel Transistor for SoC Applications	<i>Upasana, Hasti Kasundra, Mridula Gupta and Manoj Saxena</i>	552-556
111. Effect of High-K Dielectric on the Performances of Adiabatic Logic Circuits in Sub-threshold Regime	<i>Savio Jay Sengupta, Samarthi Chakraborty, Tamal Sarkar, Md. Zishan Iqbal and Manas Chanda</i>	557-562
112. Analysis of Interface Trap Charges of Double gate Junctionless Nanowire Transistor (DG-JNT) for Digital Circuit Applications	<i>Neha Garg, Yogesh Pratap, Mridula Gupta and Sneha Kabra</i>	563-567
113. Performance Analysis of CdTe based PV Array using Parameter Extraction Techniques	<i>Debamita Roy, I. Mal and D. P. Samajdar</i>	568-571
114. Dual-Metal Graded-Channel Double-Gate Tunnel FETs for Reduction of Ambipolar Conduction	<i>Chandan K. Pandey and Saurabh Chaudhury</i>	572-576
115. Modelling and analysis of single node E-skin piezoresistive pressure sensor simulation results	<i>Riyaz Ali Shaik and Elizabeth Rufus</i>	577-580
116. Dependency of f_T and f_{MAX} on various Device Parameters of AlGaIn/GaN HEMT	<i>Nirupam Paul and Shiv Govind Singh</i>	581-586
117. Simulation based performance analysis of a double gate work function engineered doped Tunnel FET	<i>Supratim Subhra Das</i>	587-590
118. Optimizing Fin Aspect Ratio of Junctionless bulk FinFET for Application in Analog/RF Circuit	<i>Kalyan Biswas and Chandan Kumar Sarkar</i>	591-595
119. Impact of Device Parameters on the Threshold Voltage of Double-Gate, Tri-Gate and Gate-All-Around MOSFETs	<i>Shankaranand Jha and Santosh Kumar Choudhary</i>	596-599
120. Analytical Modeling of Drain Current of Junctionless Double Gate Si-MOSFET having Variable Barrier Height Considering Band Non-		600-603

Parabolicity

Gargi Jana and Manash Chanda

121. **Crystallographic growth pattern of well-ordered “ripple-shaped” microstructures on Mn thin films**
Anupama Chanda, Joydip Sengupta and Chacko Jacob 604-608
122. **Low Temperature and Highly Selective H₂ Sensing System using WO₃-ZnO Heterostructure Decorated with Pd Nanoparticle**
Subhashis Roy, Anup Dey, Bikram Biswas, Sudhabindu Ray and Subir Sarkar 609-613
123. **Small Signal Modeling of Cylindrical/Surrounding Gate MOSFET for RF Application Incorporating Fringing Effect**
Ruben Ray, Sagnik Ghoshal and Manash Chanda 614-618
124. **An Impact of the Voltage & Current Ripples in the Power Stages of the Boost Converter**
T. Halder 619-624
125. **A Selective Harmonic Elimination (SHE) Technique For the Multi-Leveled Inverters**
Writwik Balow and T. Halder 625-630
126. **Novel Approach to Design DPL-based Ternary Logic Circuits**
Narendra Deo Singh, Rakesh Kumar Singh, Rahul Raj, Shivam Jyoti and Alope Saha 631-635
127. **Sub-threshold Drain Current Model of Shell-Core Architecture Double Gate Junctionless Transistor**
Vandana Kumari, Ayush Kumar, Mridula Gupta and Manoj Saxena 636-641
128. **Stability performance comparison of a MTJ memory device using low-dimensional HfO₂, Al₂O₃, La₂O₃ and h-BN as composite dielectric**
Abinash Thapa, Chandan Kumar Sarkar and Bikash Sharma 642-646
129. **A Vector File Generation Program for Simulating Single Electron Transistor Based Computing System**
Rashmit Patel, Yash Agarwal and Rutu Parekh 647-650
130. **Tuning of bandstructure of single-walled carbon nanotube functionalized with ssDNA oligonucleotide sequence**
Swati Sinha, Sanjukta Mitra, Kunal Biswas, Siddharth Shaw, Debashis De, Jaya Bandyopadhyay and Angsuman Sarkar 651-656
131. **Design of 6nm MOSFET and its Applications**
Raktim Chakraborty, J K Mandal, Sayantan Biswas 657-661
132. **Effect of Band Parabolicity on Energy Sub-Band Profile for Nano-Dimensional Junctionless MOSFET**
Mainak Mukherjee, Manash Chanda, Anup Dey and Angsuman Sarkar 662-665