

# **2019 Symposium on VLSI Technology**

**Kyoto, Japan  
9 – 14 June 2019**



**IEEE Catalog Number: CFP19VTS-POD  
ISBN: 978-1-7281-1530-6**

**Copyright © 2019, The Japan Society of Applied Physics  
All Rights Reserved**

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19VTS-POD
ISBN (Print-On-Demand):	978-1-7281-1530-6
ISBN (Online):	978-4-86348-719-2
ISSN:	0743-1562

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>Joint Evening Panel Discussion</b>	
<b>The Semiconductor Industry at a Tipping Point: What's Next? [Shunju II, III]</b>	1
Monday, June 10, 20:00-21:30	
Organizers: P. Yue, Hong Kong Univ. of Science and Technology M. Kobayashi, The Univ. of Tokyo K. Okada, Tokyo Institute of Technology E. Naviasky, Cadence G. Yeric, ARM Ltd.	
Moderator: K. Makinwa, Delft Univ. of Technology	
Panelists: B. Nauta, Univ. of Twente Z. Wang, Tsinghua Univ. F. Yinug, SIA A. Piovaccari, Silicon Labs S. Sumida, Woodside Capital Partners J. Chang, TSMC	
<b>SESSION 1 - Joint Opening and Plenary Session 1</b>	
<b>[Shunju I, II, III]</b>	
Tuesday, June 11, 8:00-10:00	
<b>8:00- Joint Welcome and Opening Remarks</b>	
M. Masahara, AIST M. Ikeda, The Univ. of Tokyo C.-P. Chang, Applied Materials, Inc. K. Chang, Xilinx Inc	
<b>8:40- Plenary</b>	
Chairpersons: K. Takeuchi, Chuo Univ. T. Palacios, MIT	
<b>C1-1 - 8:40</b> <span style="float: right;">(Plenary)</span>	
<b>Virtual Cyborg: Beyond Human Limits</b> , M. Inami, The Univ. of Tokyo, Japan	N/A
<b>T1-1 - 9:20</b> <span style="float: right;">(Plenary)</span>	
<b>Managing Moore's Inflection: DARPA's Electronics Resurgence Initiative</b> , W. Chappell, DARPA, USA	N/A
<b>SESSION 2 - Highlight [Shunju I, II, III]</b>	
Tuesday, June 11, 10:30-12:35	
Chairpersons: K. Miyashita, Toshiba Electronic Devices & Storage Corp. G. Jurczak, Lam Research	
<b>T2-1 - 10:30</b>	
<b>Enhanced Reliability of 7nm Process Technology Featuring EUV</b> , K. Choi, H. C. Sagong, W. Kang, H. Kim, J. Hai, M. Lee, B. Kim, S. Lee, H. Shim, J. Park, Y. Cho, H. Rhee and S. Pae, Samsung Electronics Co., Ltd., Korea	2
<b>T2-2 - 10:55</b>	
<b>Technology Challenges and Enablers to Extend Cu Metallization to Beyond 7 nm Node</b> , T. Nogami*, H. Huang*, H. Shobha*, R. Patlolla*, J. Kelly*, C. Penny*, C.-K. Hu*, D. Sil*, S. DeVries*, J. Lee*, S. Nguyen*, S. Lian**, D. Edelstein*, B. Haran*, L. Jiang*, J. Demarest*, J. Li*, G. Lian*, M. Ali*, P. Bhosale*, N. Lanzillo*, K. Motoyama*, T. Standaert* and G. Bonilla*, *IBM Research and **Samsung Electronics Co., Ltd., USA	4
<b>T2-3 - 11:20</b>	
<b>3D Multi-Chip Integration with System on Integrated Chips (SoIC™)</b> , M.-F. Chen, C.-C. Hu, W.-C. Chiou and D. C. H. Yu, TSMC, Taiwan	6
<b>T2-4 - 11:45</b>	
<b>In-Memory Reinforcement Learning with Moderately-Stochastic Conductance Switching of Ferroelectric Tunnel Junctions</b> , R. Berdan*, T. Marukame*, S. Kabuyanagi**, K. Ota**, M. Saitoh**, S. Fujii**, J. Deguchi** and Y. Nishi*, *Toshiba Corp. and **Toshiba Memory Corp., Japan	8
<b>T2-5 - 12:10</b>	
<b>Monolithic Three-Dimensional Imaging System: Carbon Nanotube Computing Circuitry Integrated Directly Over Silicon Imager</b> , T. Srimani, G. Hills, C. Lau and M. Shulaker, Massachusetts Institute of Technology, USA	10
<b>SESSION 3 - Focus Session - Quantum &amp; Neuromorphic Computing [Shunju II, III]</b>	
Tuesday, June 11, 14:00-15:40	
Chairpersons: K. Endo, AIST M. Vinet, CEA-LETI, MINATEC	
<b>T3-1 - 14:00</b> <span style="float: right;">(Invited)</span>	
<b>Superconductive Parametric Devices</b> , T. Yamamoto, NEC Corp., Japan	12
<b>T3-2 - 14:25</b> <span style="float: right;">(Invited)</span>	
<b>Towards Scalable Quantum Computing Based on Silicon Spin</b> , T. Meunier*, L. Hutin***, B. Bertrand***, Y. Thonnart***, G. Pillonnet***, G. Billiot***, H. Jacquinot***, M. Cassé***, S. Barraud***, Y.-J. Kim***, V. Mazzocchi***, A. Amissé***, H. Bohuslavskyi****, L. Bourdet**, A. Crippa**, X. Jehl**, R. Maurand**, Y.-M. Niquet**, M. Sanquer**, B. Venitucci**, B. Jadot*, E. Chanrion*, P.-A. Mortemousque*, C. Spence*, M. Urdampilleta*, S. De Franceschi** and M. Vinet***, *CNRS, **CEA, INAC and ***CEA, LETI, France	14
<b>T3-3 - 14:50</b>	
<b>Monolithic 3D+IC Based Reconfigurable Compute-in-Memory SRAM Macro</b> , S. Srinivasa*, Y.-N. Tu**, X. Si**, C.-X. Xue**, C.-Y. Lee**, F.-K. Hsueh***, C.-H. Shen***, J.-M. Shieh***, W.-K. Yeh***, A. K. Ramanathan*, M.-S. Ho****, J. Sampson*, M.-F. Chang** and V. Narayanan*, *The Pennsylvania State Univ., USA, **National Tsing Hua Univ., ***Taiwan Semiconductor Research Institute and ****National Chung Hsing Univ., Taiwan	16
<b>T3-4 - 15:15</b>	
<b>Extremely Compact Integrate-and-Fire STT-MRAM Neuron: A Pathway Toward All-Spin Artificial Deep Neural Network</b> , M.-H. Wu*, M.-C. Hong*, C.-C. Chang*, P. Sahu*, J.-H. Wei**, H.-Y. Lee**, S.-S. Sheu** and T.-H. Hou***, *National Chiao Tung Univ. and **Industrial Technology Research Institute of Taiwan, Taiwan	18
<b>SESSION 4 - Ferroelectric I [Shunju I]</b>	
Tuesday, June 11, 14:00-15:40	
Chairpersons: M. Kobayashi, The Univ. of Tokyo N. Ramaswamy, Micron Technology Inc.	
<b>T4-1 - 14:00</b>	
<b>Energy-Efficient Edge Inference on Multi-Channel Streaming Data in 28nm HKMG FeFET Technology</b> , S. Dutta, W. Chakraborty, J. Gomez, K. Ni, S. Joshi and S. Datta, Univ. of Notre Dame, USA	20
<b>T4-2 - 14:25</b>	
<b>Fundamental Understanding and Control of Device-To-Device Variation in Deeply Scaled Ferroelectric FETs</b> , K. Ni, W. Chakraborty, J. Smith, B. Grisafe and S. Datta, Univ. of Notre Dame, USA	22
<b>T4-3 - 14:50</b>	
<b>Experimental Demonstration of Ferroelectric HfO<sub>2</sub> FET with Ultrathin-Body IGZO for High-Density and Low-Power Memory Application</b> , F. Mo, Y. Tagawa, C. Jin, M. Ahn, T. Saraya, T. Hiramoto and M. Kobayashi, The Univ. of Tokyo, Japan	24
<b>T4-4 - 15:15</b>	
<b>Ferroelectric and Anti-Ferroelectric Hafnium Zirconium Oxide: Scaling Limit, Switching Speed and Record High Polarization Density</b> , X. Lyu, M. Si, X. Sun, M. A. Capano, H. Wang and P. D. Ye, Purdue Univ, USA	26

<b>SESSION 5 - Focus Session - 3D Integration and Packaging [Shuju II, III]</b>		<b>Technology Evening Panel Discussion</b>		
Tuesday, June 11, 16:00-18:05		<b>What Will the Foundries of the Future Do? [Shunju I]</b>		46
Chairpersons: Y. Masuoka, Samsung Electronics Co., Ltd M. Delaus, Analog Devices, Inc.		Tuesday, June 11, 20:00-21:30		
<b>T5-1 - 16:00</b>	<b>(Invited)</b>	Organizers: M. Kobayashi, The Univ. of Tokyo G. Yeric, ARM Ltd.		
<b>The Future of Advanced Package Solutions</b> , D.-W. Kim and T. Hwang, Samsung Electronics Co., Ltd., Korea	28	Moderator: A. DeVilliers, TEL		
<b>T5-2 - 16:25</b>	<b>(Invited)</b>	Panelists: K. Mistry, Intel Corp. A. Yu, GLOBALFOUNDRIES Inc. C. Chidambaram, Qualcomm Technologies, Inc. P. Jung, Samsung T. Ohba, Tokyo Tech. Univ. K. Zhang, TSMC		
<b>Heterogeneous Integration Roadmap - Driving Force &amp; Enabling Technology for Systems of the Future</b> , W. Chen* and B. Bottoms**, *ASE and **3MTS, USA	30	<b>SESSION 7 - Remarks, Awards and Plenary Session 2</b>		
<b>T5-3 - 16:50</b>		<b>[Shunju I, II, III]</b>		
<b>High Performance Heterogeneous Integration on Fan-Out RDL Interposer</b> , S.-M. Chen, M. C. Yew, F. C. Hsu, Y. J. Huang, Y. H. Lin, M. S. Liu, K. Lee, P. C. Lai, T. M. Lai and S.-P. Jeng, TSMC, Taiwan	32	Wednesday, June 12, 8:00-10:00		
<b>T5-4 - 17:15</b>		<b>8:00-</b>		
<b>1 Kbit 6T SRAM Arrays in Carbon Nanotube FET CMOS</b> , P. S. Kanhaiya, C. Lau, G. Hills, M. Bishop and M. M. Shulaker, Massachusetts Institute of Technology, USA	34	<b>Remarks and Award Ceremony</b>		
<b>T5-5 - 17:40</b>		M. Masahara, AIST		
<b>Buried Metal Line Compatible with 3D Sequential Integration for Top Tier Planar Devices Dynamic V<sub>th</sub> Tuning and RF Shielding Applications.</b> , A. Vandooren*, Z. Wu*, A. Khaled*, J. Franco*, B. Parvais****, W. Li*, L. Witers*, A. Walke*, L. Peng*, N. Rassoul*, P. Matagne*, G. Jamieson*, F. Inoue*, B.-Y. Nguyen**, H. Debruyne*, K. Devriendt*, L. Teugels*, N. Heylen*, E. Vecchio*, T. Zheng*, D. Radisic*, E. Rosseel*, W. Vanherle*, A. Hikavyy*, B. T. Chan*, G. Besnard**, W. Schwarzenbach**, G. Gaudin**, I. Radu**, N. Waldron*, V. De Heyn*, S. Demuync*, J. Boemmel*, J. Ryckaert*, N. Collaert* and D. Mocuta*, *imec, Belgium, **Soitec, France and ***Vrije Universiteit Brussel, Belgium	36	M. Ikeda, The Univ. of Tokyo C.-P. Chang, Applied Materials, Inc. K. Chang, Xilinx Inc		
<b>SESSION 6 - PCM &amp; ReRAM [Shunju I]</b>		<b>8:40-</b>		
Tuesday, June 11, 16:00-17:40		<b>Plenary</b>		
Chairpersons: M. Tada, NEC Corp. P. Ye, Purdue Univ.		Chairpersons: S. Yamakawa, Sony Semiconductor Solutions Corp. B. Ginsburg, Texas Instruments		
<b>T6-1 - 16:00</b>		<b>C10-1 - 8:40</b>	<b>(Plenary)</b>	
<b>Comprehensive Scaling Study on 3D Cross-Point PCM Toward 1Znm Node for SCM Applications</b> , W. C. Chien*, H. Y. Ho*, C. W. Yeh*, C. H. Yang*, H. Y. Cheng*, W. Kim**, I. T. Kuo*, L. M. Gignac**, E. K. Lai*, N. Gong**, Y. C. Chou*, R. L. Bruce**, M. BrightSky**, H. L. Lung*, C. W. Cheng**, Y. F. Lin**, J. M. Papalia**, F. Carta** and A. Ray**, *Macronix International Co., Ltd., Taiwan and **IBM Corp., USA	38	<b>Computational Directions for Augmented Reality Systems</b> , S. Rabii, E. Beigne, V. Chandra, B. De Salvo, R. Ho and R. Pendse, Facebook Inc., USA		N/A
<b>T6-2 - 16:25</b>		<b>T7-1 - 9:20</b>	<b>(Plenary)</b>	
<b>Ultra-Thin (&lt;10nm) Dual-Oxide (Al<sub>2</sub>O<sub>3</sub>/TiO<sub>2</sub>) Hybrid Device (Memory/Selector) with Extremely Low I<sub>off</sub> (&lt;1nA) and I<sub>reset</sub> (&lt;1nA) for 3D Storage Class Memory</b> , C. Sung, J. Song, D. Lee, S. Lim, M. Kwak and H. Hwang, POSTECH, Korea	40	<b>Si Platform for Developing Spin-Based Quantum Computing</b> , S. Tarucha, RIKEN Center for Emergent Matter Science, RIKEN and Tokyo Univ. of Science, Japan		N/A
<b>T6-3 - 16:50</b>		<b>SESSION 8 - AI I [Shuju II, III]</b>		
<b>Monte Carlo Model of Resistance Evolution in Embedded PCM with Ge-Rich GST</b> , O. Melnic*, M. Borghi**, E. Palumbo**, P. Zuliani**, R. Annunziata** and D. Ielmini*, *Politecnico di Milano and **STMicroelectronics N.V., Italy	42	Wednesday, June 12, 10:30-12:10		
<b>T6-4 - 17:15</b>		Chairpersons: S. S. Chung, National Chiao Tung Univ. V. Narayanan, IBM		
<b>Confined PCM-Based Analog Synaptic Devices Offering Low Resistance-Drift and 1000 Programmable States for Deep Learning</b> , W. Kim*, R. L. Bruce*, T. Masuda**, G. W. Fraczak*, N. Gong*, P. Adusumilli*, S. Ambrogio**, H. Tsai**, J. Bruley*, J.-P. Han*, M. Longstreet*, F. Carta*, K. Suu*** and M. BrightSky*, *IBM T. J. Watson Research Center, **IBM Research, USA and ***ULVAC, Inc., Japan	44	<b>T8-1 - 10:30</b>		
		<b>Inference of Long-Short Term Memory Networks at Software-Equivalent Accuracy Using 2.5M Analog Phase Change Memory Devices</b> , H. Tsai, S. Ambrogio, C. Mackin, P. Narayanan, R. M. Shelby, K. Rocki, A. Chen and G. W. Burr, IBM Research, USA		47
		<b>T8-2 - 10:55</b>		
		<b>Gait Identification Using Stochastic OXRRAM-Based Time Sequence Machine Learning</b> , R. Degraeve*, J. Doevenspeck***, A. Fantini*, P. Debacker*, D. Linten* and D. Verkest*, *imec and **KU Leuven, Belgium		49
		<b>T8-3 - 11:20</b>		
		<b>RRAM-Based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable in Situ Nonlinear Activation</b> , B. Yan*, Q. Yang*, W.-H. Chen**, K.-T. Chang**, J.-W. Su****, C.-H. Hsu***, S.-H. Li***, H.-Y. Lee***, S.-S. Sheu***, M.-S. Ho****, Q. Wu*****, M.-F. Chang**, Y. Chen* and H. Li*, *Duke Univ., USA, **National Tsing Hua Univ., ***Industrial Technology Research Institute of Taiwan, ****National Chung Hsing Univ., Taiwan and *****Air Force Research Laboratory, USA		51

<b>T8-4 - 11:45</b>		
<b>First Demonstration of A Fully-Printed MoS<sub>2</sub> RRAM on Flexible Substrate with Ultra-Low Switching Voltage and Its Application as Electronic Synapse</b> , X. Feng*, Y. Li*, L. Wang*, Z. G. Yu**, S. Chen**, W.-C. Tan*, N. Macadam***, G. Hu***, X. Gong*, T. Hasan***, Y.-W. Zhang**, A. V.-Y. Thean* and K.-W. Ang*, *National Univ. of Singapore, **Institute of High Performance Computing, Singapore and ***Univ. of Cambridge, UK	53	69
<b>SESSION 9 - Ge &amp; SiGe FET [Shunju I]</b>		
Wednesday, June 12, 10:30-12:35		
Chairpersons: K. Tomida, Sony Semiconductor Solutions Corp.		
S.-C. Song, Qualcomm Inc.		
<b>T9-1 - 10:30</b>		
<b>A Record G<sub>mSAT</sub>/SS<sub>SAT</sub> and PBTI Reliability in Si-Passivated Ge nFinFETs by Improved Gate Stack Surface Preparation</b> , H. Arimura, D. Cott, G. Boccardi, R. Loo, K. Wostyn, S. Brus, E. Capogreco, A. Opdebeeck, L. Witters, T. Conard, S. Suhard, D. van Dorp, K. Kenis, L.-A. Ragnarsson, J. Mitard, F. Holsteens, V. De Heyn, D. Mocuta, N. Collaert and N. Horiguchi, imec, Belgium	55	71
<b>T9-2 - 10:55</b>		
<b>High Performance Strained Germanium Gate All Around P-Channel Devices with Excellent Electrostatic Control for Sub-30nm L<sub>G</sub></b> , E. Capogreco*, H. Arimura*, L. Witters*, A. Vohra***, C. Porret*, R. Loo*, A. De Keersgieter*, E. Dupuy*, D. Marinov*, A. Hikavyy*, F. Sebaai*, G. Mannaert*, L.-A. Ragnarsson*, Y. K. Siew*, C. Vrancken*, A. Opdebeeck*, J. Mitard*, R. Langer*, E. Altamirano Sanchez*, F. Holsteens*, S. Demuynck*, K. Barla*, V. De Heyn*, D. Mocuta*, N. Collaert* and N. Horiguchi*, *imec and **KU Leuven, Belgium	57	
<b>T9-3 - 11:20</b>		
<b>SiGe Channel CMOS: Understanding Dielectric Breakdown and Bias Temperature Instability Tradeoffs</b> , R. G. Southwick III, M. Wang, S. Mochizuki, X. Miao, J. Li and C. H. Lee, IBM Research, USA	59	
<b>T9-4 - 11:45</b>		
<b>Channel Strain Dependence of T<sub>inv</sub> in Strained Si and Si<sub>1-x</sub>Ge<sub>x</sub> FETs: Internal Strain-Induced Modification of Chemical Oxidation</b> , C. H. Lee, S. Mochizuki, X. Miao, J. Li and R. G. Southwick III, IBM Research, USA	61	
<b>T9-5 - 12:10</b>		
<b>Improvement of SiGe MOS Interface Properties with A Wide Range of Ge Contents by Using TiN/Y<sub>2</sub>O<sub>3</sub> Gate Stacks with TMA Passivation</b> , T.-E. Lee, K. Kato, M. Ke, M. Takenaka and S. Takagi, The Univ. of Tokyo, Japan	63	
<b>SESSION 10 - Advanced FinFET &amp; GAA I [Shunju II, III]</b>		
Wednesday, June 12, 14:00-15:40		
Chairpersons: K. Maebara, Renesas Electronics Corp.		
Y. Liang, nVidia		
<b>T10-1 - 14:00</b>		
<b>7nm Mobile SoC and 5G Platform Technology and Design Co-Development for PPA and Manufacturability</b> , M. Cai*, H. Park*, J. Yang*, Y. Suh*, J. Chen*, Y. Gao*, L. Chang*, J. Zhu*, S. Song*, J. Choi*, G. Chen*, B. Yu*, X.-Y. Wang*, W. Chung**, V. Huang*, G. Reddy*, N. Kelageri*, D. Kidd*, P. Penzes*, S. H. Yang**, S. B. Lee**, B. Z. Tien**, G. Nallapati*, S.-Y. Wu** and P. R. Chidambaram*, *Qualcomm Technologies, Inc., USA and **TSMC, Taiwan	65	79
<b>T10-2 - 14:25</b>		
<b>Accurate High-Sigma Mismatch Model for Low Power Design in Sub-7nm Technology</b> , T. H. Choi***, H. Choi*, J. Choi*, H. Choo*, H. Jung*, H. Kim*, T. Song*, J. Kye* and S.-O. Jung**, *Samsung Electronics Co., Ltd. and **Yonsei Univ., Korea	67	81
<b>T10-3 - 14:50</b>		
<b>Sub-10 nm Advanced FinFET Design for Different Applications in Various Vdd and Temperature Operation Ranges</b> , S. Kim***, S. K. Kim*, J. C. Kim*, B. H. Choi*, B.-G. Park**, Y. Y. Masuoka* and S. D. Kwon*, *Samsung Electronics Co., Ltd. and **Seoul National Univ., Korea		
<b>T10-4 - 15:15</b>		
<b>Fin Bending Mitigation and Local Layout Effect Alleviation in Advanced FinFET Technology Through Material Engineering and Metrology Optimization</b> , T.-Y. Wen*, B. Colombeau**, C.-I. Li*, S.-Y. Liu*, B. Guo**, H. v. Meer**, C.-C. Huang*, H.-P. Chen*, C.-W. Huang*, J.-C. Lin*, K. Shim**, I. Holcman**, K. Nafisi**, J. Fernandez**, M. Hou****, B. Yang****, H. C. Feng*, C. F. Hsu*, Y. T. Tasi*, S. A. Huang*, C. H. Chen*, J. Kuo****, S. Lee****, D. Fung**, N. H. Yang*, J. Y. Wu* and G. C. Hung*, *United Microelectronics Corp., Taiwan and **Applied Materials, Inc., USA		
<b>SESSION 11 - Embedded Memory [Shunju I]</b>		
Wednesday, June 12, 14:00-15:40		
Chairpersons: K. Tateiwa, TowerJazz Panasonic Semiconductor Co., Ltd.		
Y. Pan, Lam Research		
<b>T11-1 - 14:00</b>		
<b>High-Speed and Ultra-Low Power IoT One-Chip (MCU + Connectivity-Chip) on a Robust 28-nm Embedded Flash Process</b> , C. Jeon*, J. Woo*, K. Yeom*, S. Lee*, H. Min*, C. Kim**, H. Sung**, S. Yoon**, E. S. Jung**, Y. K. Lee*, K. C. Park*, G. Jeong*, J. Yoon*, E. Jung*, M. Seo*, E. Hong*, Y. Jeong*, D. Kim*, H. C. Lee*, S. Cho*, M. H. Oh*, J.-S. Kim*, H. Lee*, J. C. Park* and J. Kim**, *Foundry Business, Samsung Electronics Co., Korea and **SYS. LSI Business, Samsung Electronics Co., Korea		73
<b>T11-2 - 14:25</b>		
<b>Turning Logic Transistors into Secure, Multi-Time Programmable, Embedded Non-Volatile Memory Elements for 14 nm FINFET Technologies and Beyond</b> , F. Khan, D. Moy, D. Anand, E. H. Schroeder, R. Katz, L. Jiang, E. Banghart, N. Robson and T. Kirihata, GLOBALFOUNDRIES Inc., USA		75
<b>T11-3 - 14:50</b>		
<b>Embedded PUF on 14nm HKMG FinFET Platform: A Novel 2-Bit-Per-Cell OTP-Based Memory Feasible for IoT Security Solution in 5G Era</b> , E. R. Hsieh****, H. W. Wang**, C. H. Liu**, S. Chung*, T. P. Chen***, S. A. Huang***, T. J. Chen*** and O. Cheng***, *National Chiao Tung Univ., **National Taiwan Normal Univ., ***United Microelectronics Corp., Taiwan and ****Stanford Univ., USA		77
<b>T11-4 - 15:15</b>		
<b>Novel Quad Interface MTJ Technology and Its First Demonstration with High Thermal Stability and Switching Efficiency for STT-MRAM Beyond 2Xnm</b> , K. Nishioka, H. Honjo, S. Ikeda, T. Watanabe, S. Miura, H. Inoue, T. Tanigawa, Y. Noguchi, M. Yasuhira, H. Sato and T. Endoh, Tohoku Univ., Japan		
<b>Technology / Circuits Joint Focus Session 1</b>		
<b>New Computing [Suzaku III]</b>		
Wednesday, June 12, 14:00-15:40		
Chairpersons: M. Yamaoka, Hitachi, Ltd.		
A. Wang, Psikick		
<b>JFS1-1 - 14:00</b>		(Invited)
<b>A Cloud-Ready Scalable Annealing Processor for Solving Large-Scale Combinatorial Optimization Problems</b> , M. Hayashi, T. Takemoto, C. Yoshimura and M. Yamaoka, Hitachi, Ltd., Japan		

<b>JFS1-2 - 14:25</b>			
<b>A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator Using Memory Reconfiguration in 40 nm</b> , S. Pal*, D.-H. Park*, S. Feng*, P. Gao**, J. Tan*, A. Rovinski*, S. Xie**, C. Zhao**, A. Amarnath*, T. Wesley*, J. Beaumont*, K.-Y. Chen*, C. Chakrabarti***, M. Taylor**, T. Mudge*, D. Blaauw*, H.-S. Kim* and R. Dreslinski*, *Univ. of Michigan, **Univ. of Washington and ***Arizona State Univ., USA	83		
<b>JFS1-3 - 14:50</b>			
<b>Spoken Vowel Classification Using Synchronization of Phase Transition Nano-Oscillators</b> , S. Dutta, A. Khanna, W. Chakraborty, J. Gomez, S. Joshi and S. Datta, Univ. of Notre Dame, USA	85		
<b>JFS1-4 - 15:15</b>			
<b>A 250mW 5.4G-Novel-Pixel/s Photorealistic Refocusing Processor for Full-HD Five-Camera Applications</b> , P.-H. Chen, S.-W. Yang, S.-Y. Huang, L.-D. Chen and C.-T. Huang, National Tsing Hua Univ., Taiwan	87		
<b>SESSION 12 - AI II [Shunju II, III]</b>			
Wednesday, June 12, 16:00-17:40 Chairpersons: T. Tanaka, Tohoku Univ. S. Datta, Univ. of Notre Dame			
<b>T12-1 - 16:00</b>			
<b>Split-Gate FeFET (SG-FeFET) with Dynamic Memory Window Modulation for Non-Volatile Memory and Neuromorphic Applications</b> , V. P.-H. Hu*, H.-H. Lin*, Z.-A. Zheng*, Z.-T. Lin*, Y.-C. Lu*, T.-Y. Ho*, Y.-W. Lee*, C.-W. Su* and C.-J. Su**, *National Central Univ. and **Taiwan Semiconductor Research Institute, Taiwan	89		
<b>T12-2 - 16:25</b>			
<b>Bio-Inspired Neurons Based on Novel Leaky-FeFET with Ultra-Low Hardware Cost and Advanced Functionality for All-Ferroelectric Neural Network</b> , C. Chen, M. Yang, S. Liu, T. Liu, K. Zhu, Y. Zhao, H. Wang, Q. Huang and R. Huang, Peking Univ., China	91		
<b>T12-3 - 16:50</b>			
<b>A Novel Architecture to Build Ideal-Linearity Neuromorphic Synapses on a Pure Logic FinFET Platform Featuring 2.5ns PGM-Time and 10<sup>12</sup> Endurance</b> , E. R. Hsieh****, H. Y. Chang*, S. Chung*, T. P. Chen**, S. A. Huang**, T. J. Chen**, O. Cheng** and S. S. Wong***, *National Chiao Tung Univ., **United Microelectronics Corp., Taiwan and ***Stanford Univ., USA	93		
<b>T12-4 - 17:15</b>			
<b>Biologically Plausible Energy-Efficient Ferroelectric Quasi-Leaky Integrate and Fire Neuron</b> , S. Dutta*, A. Saha**, P. Panda**, W. Chakraborty*, J. Gomez*, A. Khanna*, S. Gupta**, K. Roy** and S. Datta*, *Univ. of Notre Dame and **Purdue Univ., USA	95		
<b>SESSION 13 - Process [Shunju I]</b>			
Wednesday, June 12, 16:00-17:40 Chairpersons: T. Tsunomura, Tokyo Electron Ltd. B. Colombeau, Applied Materials, Inc.			
<b>T13-1 - 16:00</b>			
<b>Gate-Cut-Last in RMG to Enable Gate Extension Scaling and Parasitic Capacitance Reduction</b> , A. Greene*, H. Zhou*, R. Xie*, C. Park*, L. Economikos**, V. Chan*, K. Akarvardar**, R. Bao*, I. Seshadri*, R. Conti*, M. Wang*, M. Sankarapandian*, J. Demarest*, J. Li*, L. Jiang*, K. Zhao*, R. Robison*, T. Ando*, N. Cave**, A. Knorr**, D. Gupta*, S. Kanakasabapathy***, D. Guo*, B. Haran*, V. Basker* and H. Bu*, *IBM Research, **GLOBALFOUNDRIES Inc., USA and ***Currently at LAM Research	97		
<b>T13-2 - 16:25</b>			
<b>Direct Partition Measurement of Parasitic Resistance Components in Advanced Transistor Architectures</b> , Z. Liu, H. Wu, C. Zhang, X. Miao, H. Zhou, R. Southwick, T. Yamashita and D. Guo, IBM Research, USA	99		
<b>T13-3 - 16:50</b>			
<b>Self-Aligned Gate Contact (SAGC) for CMOS Technology Scaling Beyond 7nm</b> , R. XIE*, C. Park*, R. Conti*, R. Robison*, H. Zhou*, I. Saraf*, A. Carr*, S. C. Fan*, K. Ryan**, M. Belyansky*, S. Pancharatnam*, A. Young*, J. Wang*, A. Greene*, K. Cheng*, J. Li*, R. Conte*, H. Tang*, K. Choi*, H. Amanapu*, B. Peethala*, R. Muthinti*, M. Raymond**, C. Prindle**, Y. Liang**, S. Tsai**, V. Kamineni**, A. Labonte**, N. Cave**, D. Gupta*, V. Basker*, N. Loubet*, D. Guo*, B. Haran*, A. Knorr* and H. Bu*, *IBM Research and **GLOBALFOUNDRIES Inc., USA	101		
<b>T13-4 - 17:15</b>			
<b>A Novel Fast-Turn-Around Ladder TLM Methodology with Parasitic Metal Resistance Elimination, and 2×10<sup>-10</sup> Ω·cm<sup>2</sup> Resolution: Theoretical Design and Experimental Demonstration</b> , Y. Wu*, H. Xu*, L.-H. Chua**, K. Han*, W. Zou**, T. Henry**, J. Zhang*, C. Wang*, C. Sun* and X. Gong*, *National Univ. of Singapore, Singapore and **Applied Materials, Inc., USA	103		
<b>Technology / Circuits Joint Focus Session 2</b>			
<b>IoT &amp; Sensor [Suzaku III]</b>			
Wednesday, June 12, 16:00-18:05 Chairpersons: M. Hashimoto, Osaka Univ. D. Markovic, Univ. of California, Los Angeles			
<b>JFS2-1 - 16:00</b>			
<b>Integrated Power Management and Microcontroller for Ultra-Wide Power Adaptation Down to nW</b> , L. Lin, S. Jain and M. Alioto, National Univ. of Singapore, Singapore	105		
<b>JFS2-2 - 16:25</b>			
<b>A 10mm<sup>3</sup> Light-Dose Sensing IoT<sup>2</sup> System with 35-to-339nW 10-to-300kIx Light-Dose-to-Digital Converter</b> , I. Lee*, E. Moon*, Y. Kim***, J. Phillips* and D. Blaauw***, *Univ. of Michigan and **CubeWorks, Inc., USA	107		
<b>JFS2-3 - 16:50</b>			
<b>Low-Power and ppm-Level Detection of Gas Molecules by Integrated Metal Nanosheets</b> , T. Tanaka*, K. Tabuchi*, K. Tatehara*, Y. Shiiki*, S. Nakagawa*, T. Takahashi**, R. Shimizu*, H. Ishikuro*, T. Kuroda*, T. Yanagida** and K. Uchida****, *Keio Univ., **Kyushu Univ. and ***The Univ. of Tokyo, Japan	109		
<b>JFS2-4 - 17:15</b>			
<b>Record-High Performance Trantenna Based on Asymmetric Nano-Ring FET for Polarization-Independent Large-Scale/Real-Time THz Imaging</b> , E.-S. Jang*, M. W. Ryu*, R. Patel*, S. H. Ahn*, H. J. Jeon*, K. Han** and K. R. Kim*, *Ulsan National Institute of Science and Technology and **Dongguk Univ., Korea	111		
<b>JFS2-5 - 17:40</b>	(Invited)		
<b>Custom Silicon and Sensors Developed for a 2nd Generation Augmented Reality User Interface</b> , P. O'Connor, C. Meekhof, C. McBride, C. Mei, C. Bamji, D. Rohn, H. Strande, J. Forrester, M. Fenton, R. Haraden, T. Ozguner and T. Perry, Microsoft, USA	113		
<b>Technology / Circuits Joint Focus Session 3</b>			
<b>Technology and System for AI [Shunju II, III]</b>			
Thursday, June 13, 8:30-10:10 Chairpersons: H. Wu, Tsinghua Univ. G. Yeric, ARM Ltd.			
<b>JFS3-1 - 8:30</b>	(Invited)		
<b>Considerations of Integrating Computing-In-Memory and Processing-In-Sensorinto Convolutional Neural Network Accelerators for Low-Power Edge Devices</b> , K.-T. Tang*, W.-C. Wei*, Z.-W. Yeh*, T.-H. Hsu*, Y.-C. Chiu*, C.-X. Xue*, Y.-C. Kuo*, T.-H. Wen*, M.-S. Ho**, C.-C. Lo*, R.-S. Liu*, C.-C. Hsieh* and M.-F. Chang*, *National Tsing Hua Univ. and **National Chung Hsin Univ., Taiwan	115		

<b>JFS3-2 - 8:55</b>	<b>(Invited)</b>
<b>Computational Memory-Based Inference and Training of Deep Neural Networks</b> , A. Sebastian*, I. Boybat***, M. Dazzi****, I. Giannopoulos****, V. Jonnalagadda*, V. Joshi****, G. Karunaratne****, B. Kersting****, R. Khaddam-Aljameh****, S. R. Nandakumar****, A. Petropoulos*****, C. Piveteau****, T. Antonakopoulos***** B. Rajendran****, M. Le Gallo* and E. Eleftheriou*, *IBM Research, **EPFL, ***ETH Zürich, Switzerland, ****New Jersey Institute of Technology, USA, *****RWTH, Germany and *****Univ. of Patras, Greece	
117	133
<b>JFS3-3 - 9:20</b>	
<b>A Ternary Based Bit Scalable, 8.80 TOPS/W CNN Accelerator with Many-Core Processing-in-Memory Architecture with 896K Synapses/mm<sup>2</sup></b> , S. Okumura, M. Yabuuchi, K. Hijioka and K. Nose, Renesas Electronics Corp., Japan	
119	135
<b>JFS3-4 - 9:45</b>	
<b>Energy-Efficient Continual Learning in Hybrid Supervised-Unsupervised Neural Networks with PCM Synapses</b> , S. Bianchi*, I. Muñoz-Martin*, G. Pedretti*, O. Melnic*, S. Ambrogio** and D. Ielmini*, *Politecnico di Milano, Italy and **IBM Research, USA	
121	137
<b>SESSION 14 - GeSn Device [Shunju I]</b>	
Thursday, June 13, 8:30-10:10	
Chairpersons: N. Sugii, Hitachi, Ltd.	
N. Collaert, imec	
<b>T14-1 - 8:30</b>	
<b>High Performance GeSn Photodiode on a 200 mm Ge-On-Insulator Photonics Platform for Advanced Optoelectronic Integration with Ge CMOS Operating at 2 μm Band</b> , S. Xu*, K. Han*, Y.-C. Huang**, Y. Kang*, S. Masudy-Panah*, Y. Wu*, D. Lei*, Y. Zhao*, X. Gong* and Y.-C. Yeo*, *National Univ. of Singapore, Singapore and **Applied Materials, Inc., USA	
123	139
<b>T14-2 - 8:55</b>	
<b>Record Low Contact Resistivity (<math>4.4 \times 10^{-10} \Omega \cdot \text{cm}^2</math>) to Ge Using In-Situ B and Sn Incorporation by CVD with Low Thermal Budget (<math>\leq 400^\circ\text{C}</math>) and without Ga</b> , F.-L. Lu*, C.-E. Tsai*, C.-H. Huang*, H.-Y. Ye*, S.-Y. Lin* and C. W. Liu***, *National Taiwan Univ. and **Taiwan Semiconductor Research Institute, Taiwan	
125	141
<b>T14-3 - 9:20</b>	
<b>First Vertically Stacked, Compressively Strained, and Triangular <math>\text{Ge}_{0.91}\text{Sn}_{0.09}</math> pGAAFETs with High <math>I_{\text{ON}}</math> of <math>19.3 \mu\text{A}</math> at <math>V_{\text{DD}}=V_{\text{DS}}=-0.5\text{V}</math>, <math>G_m</math> of <math>50.2 \mu\text{S}</math> at <math>V_{\text{DS}}=-0.5\text{V}</math> and Low <math>SS_{\text{lin}}</math> of <math>84\text{mV/Dec}</math> by CVD Epitaxy and Orientation Dependent Etching</b> , Y.-S. Huang*, H.-Y. Ye*, F.-L. Lu*, Y.-C. Liu*, C.-T. Tu*, C.-Y. Lin*, S.-Y. Lin*, S.-R. Jan* and C. W. Liu***, *National Taiwan Univ. and **Taiwan Semiconductor Research Institute, Taiwan	
127	143
<b>T14-4 - 9:45</b>	
<b>First Demonstration of Complementary FinFETs and Tunneling FinFETs Co-Integrated on a 200 mm GeSnOI Substrate: A Pathway Towards Future Hybrid Nano-Electronics Systems</b> , K. Han*, Y. Wu*, Y. Huang**, S. Xu*, E. Kong*, A. Kumar*, Y. Kang*, J. Zhang*, C. Wang*, H. Xu*, C. Sun* and X. Gong*, *National Univ. of Singapore, Singapore and **Applied Materials, Inc., USA	
129	145
<b>Technology / Circuits Joint Focus Session 4</b>	
<b>The Future of Memory [Shunju II, III]</b>	
Thursday, June 13, 10:30-12:35	
Chairpersons: H.-T. Lue, Macronix International Co., Ltd.	
G. Hemink, Western Digital Corp.	
<b>JFS4-1 - 10:30</b>	<b>(Invited)</b>
<b>Circuit and Systems Based on Advanced MRAM for Near Future Computing Applications</b> , S. Fujita, S. Takaya, S. Takeda and K. Ikegami, Toshiba, Japan	
131	149
<b>JFS4-2 - 10:55</b>	
<b>Ag Ionic Memory Cell Technology for Terabit-Scale High-Density Application</b> , S. Fujii*, R. Ichihara*, T. Konno*, M. Yamaguchi*, H. Seki*, H. Tanaka*, D. Zhao*, Y. Yoshimura*, M. Saitoh* and M. Koyama*, Toshiba Memory Corp., Japan	
133	
<b>JFS4-3 - 11:20</b>	<b>(Invited)</b>
<b>Recent Progress and Next Directions for Embedded MRAM Technology</b> , W. J. Gallagher, E. Chien, T.-W. Chiang, J.-C. Huang, M.-C. Shih, C. Y. Wang, C. Bair, G. Lee, Y.-C. Shih, C.-F. Lee, R. Wang, K.-H. Shen, J. J. Wu, W. Wang and H. Chuang, TSMC, Taiwan	
135	
<b>JFS4-4 - 11:45</b>	<b>(Invited)</b>
<b>The PCM Way for Embedded Non Volatile Memories Applications</b> , P. Zuliani, A. Conte and P. Cappelletti, STMicroelectronics, Italy	
137	
<b>JFS4-5 - 12:10</b>	<b>(Late News)</b>
<b>Manufacturable 300mm Platform Solution for Field-Free Switching SOT-MRAM</b> , K. Garello, F. Yasin, H. Hody, S. Couet, L. Souriau, S. H. Sharifi, J. Swerts, R. Carpenter, S. Rao, K. Sethu, J. Wu, D. Crotti, A. Furnémont, G. S. Kar, W. Kim, M. Pak and N. Jossart, imec, Belgium	
139	
<b>SESSION 15 - Advanced FinFET &amp; GAA II [Shunju I]</b>	
Thursday, June 13, 10:30-12:35	
Chairpersons: H. Morioka, Socionext Inc.	
W. Rachmady, Intel Corp.	
<b>T15-1 - 10:30</b>	
<b>12-EUV Layer Surrounding Gate Transistor (SGT) for Vertical 6-T SRAM: 5-nm-Class Technology for Ultra-Density Logic Devices</b> , M. S. Kim*, N. Harada**, Y. Kikuchi*, J. Boemkens*, J. Mitard*, T. Huynh-Bao*, P. Matagne*, Z. Tao*, W. Li*, K. Devriendt*, L.-A. Ragnarsson*, C. Lorant*, D. Mocuta*, F. Masuoka**, F. Sebaai*, C. Porret*, E. Rosseel*, A. Dangoil*, D. Batuk*, G. Martinez-Alanis*, J. Geypen*, N. Jourdan*, A. Sepulveda*, H. Pulyalil*, G. Jamieson*, M. van der Veen*, L. Teugels*, Z. El-Mekki*, E. Altamirano-Sanchez*, Y. Li** and H. Nakamura**, *imec, Belgium and **Unisantis, Singapore	
141	
<b>T15-2 - 10:55</b>	
<b>Self-Heating Temperature Behavior Analysis for DC - GHz Design Optimization in Advanced FinFETs</b> , S.-L. Liu, J. J. Horng, A. Akundu, Y. C. Hsu, B. S. Lien, S. F. Liu, C. W. Chang, H. D. Hsieh, D. S. Huang, Y. C. Peng, S. Liu and M. Chen, TSMC, Taiwan	
143	
<b>T15-3 - 11:20</b>	
<b>Economics of Semiconductor Scaling, A Cost Analysis for Advanced Technology Node</b> , A. Mallik, J. Ryckaert, R.-H. Kim, P. Debacker, S. Decoster, F. Lazzarino, R. Ritzenthaler, N. Horiguchi, D. Verkest and A. Mocuta, imec, Belgium	
145	
<b>T15-4 - 11:45</b>	
<b>Device-, Circuit- &amp; Block-Level Evaluation of CFET in a 4 Track Library</b> , P. Schuddinck*, O. Zografas*, P. Weckx*, P. Matagne*, S. Sarkar*, Y. Sherazi*, R. Baert*, D. Jang*, D. Yakimets*, A. Gupta*, B. Parvais***, J. Ryckaert*, D. Verkest* and A. Mocuta*, *imec and **Vrije Universiteit Brussel, Belgium	
147	
<b>T15-5 - 12:10</b>	
<b>2nm Node: Benchmarking FinFET Vs Nano-Slab Transistor Architectures for Artificial Intelligence and Next Gen Smart Mobile Devices</b> , S. C. Song*, C. Chidambaram*, B. Colombeau**, M. Bauer**, S. Natarajan**, V. Moroz***, X.-W. Lin***, D. Sherlekar***, M. Choi***, J. Huang***, P. Asenov**** and B. Cheng****, *Qualcomm Technologies, Inc., **Applied Materials, Inc., ***Synopsys, Inc., USA and ****Synopsys, Inc., UK	
149	
<b>Luncheon Talk [Suzaku I]</b>	
Thursday, June 13, 12:35-14:00	
<b>Developing Visual Systems for Entertainment and Art</b> , Y. Hanai, Rhizomatiks, Japan	

**SESSION 16 - 3D NAND [Shuju II, III]**

Thursday, June 13, 14:00-15:40

Chairpersons: K. Hamada, Micron Memory Japan, Inc.  
G. Hemink, Western Digital Corp.**T16-1 - 14:00****Advantage of Extremely-Thin Body (Tsi~3nm) Device to Boost The Memory Window for 3D NAND Flash**, H.-T. Lue, C. C. Hsieh, T. H. Hsu, W. C. Chen, C. P. Chen, C. Chiu, K.-C. Wang and C.-Y. Lu, Macronix International Co., Ltd., Taiwan

151

**T16-2 - 14:25****A Novel Confined Nitride-Trapping Layer Device for 3D NAND Flash with Robust Retention Performances**, C.-H. Fu, H.-T. Lue, T.-H. Hsu, W.-C. Chen, G.-R. Lee, C.-J. Chiu, K.-C. Wang and C.-Y. Lu, Macronix International Co., Ltd., Taiwan

153

**T16-3 - 14:50****Modeling of Charge Loss Mechanisms During The Short Term Retention Operation in 3-D NAND Flash Memories**, C. Woo\*, M. Lee\*\*, S. Kim\*, J. Park\*, G.-B. Choi\*\*, M.-S. Seo\*\*, K. H. Noh\*\*, M. Kang\*\*\* and H. Shin\*, \*Seoul National Univ., \*\*SK hynix Inc. and \*\*\*Korea National Univ. of Transportation, Korea

155

**T16-4 - 15:15****Pre-Shipment Data-Retention/Read-Disturb Lifetime Prediction & Aftermarket Cell Error Detection & Correction by Neural Network for 3D-TLC NAND Flash Memory**, M. Abe, T. Nakamura and K. Takeuchi, Chuo Univ., Japan

157

**SESSION 17 - Ferroelectric II [Shunju I]**

Thursday, June 13, 14:00-15:40

Chairpersons: S. Takagi, The Univ. of Tokyo  
K. Benissa, Texas Instruments**T17-1 - 14:00****Transient Negative Capacitance as Cause of Reverse Drain-Induced Barrier Lowering and Negative Differential Resistance in Ferroelectric FETs**, C. Jin, T. Saraya, T. Hiramoto and M. Kobayashi, The Univ. of Tokyo, Japan

159

**T17-2 - 14:25****A Comprehensive Kinetical Modeling of Polymorphic Phase Distribution of Ferroelectric-Dielectrics and Interfacial Energy Effects on Negative Capacitance FETs**, Y.-T. E. Tang\*, C.-L. Fan\*\*, Y.-C. Kao\*\*, N. Modolo\*\*, C.-J. Su\*, T.-L. Wu\*\*, K.-H. Kao\*\*\*, P.-J. Wu\*\*\*\*, S.-W. Hsiao\*\*\*\*, A. Useinov\*\*, P. Su\*\*, W.-F. Wu\*, G.-W. Huang\*, J.-M. Shieh\*, W.-K. Yeh\* and Y.-H. Wang\*\*\*, \*Taiwan Semiconductor Research Institute, \*\*National Chiao Tung Univ., \*\*\*National Cheng Kung Univ. and \*\*\*\*National Synchrotron Radiation Research Center, Taiwan

161

**T17-3 - 14:50****Negative Capacitance CMOS Field-Effect Transistors with Non-Hysteretic Steep Sub-60mV/Dec Swing and Defect-Passivated Multidomain Switching**, C. Liu\*, H.-H. Chen\*, C.-C. Hsu\*, C. C. Fan\*, H.-H. Hsu\*\* and C.-H. Cheng\*\*\*, \*National Chiao Tung Univ., \*\*National Taipei Univ. of Technology and \*\*\*National Taiwan Normal Univ., Taiwan

163

**T17-4 - 15:15****Microscopic Crystal Phase Inspired Modeling of Zr Concentration Effects in Hf<sub>1-x</sub>Zr<sub>x</sub>O<sub>2</sub> Thin Films**, A. K. Saha\*, B. Grisafe\*\*, S. Datta\*\* and S. Gupta\*, \*Purdue Univ. and \*\*Univ. of Notre Dame, USA

165

**SESSION 18 - ReRAM & Selector [Shunju II, III]**

Thursday, June 13, 16:00-18:05

Chairpersons: S.-W. Chung, SK Hynix Semiconductor Ltd.  
F. Arnaud, ST Microelectronics**T18-1 - 16:00****Non-Volatile RRAM Embedded into 22FFL FinFET Technology**, O. Golonzka, U. Arslan, P. Bai, M. Bohr, O. Baykan, Y. Chang, A. Chaudhari, A. Chen, J. Clarke, C. Connor, N. Das, C. English, T. Ghani, F. Hamzaoglu, P. Hentges, P. Jain, C. Jezewski, I. Karpov, H. Kothari, R. Kotlyar, B. Lin, M. Metz, J. O'Donnell, D. Ouellette, J. Park, A. Pirkle, P. Quintero, D. Seghete, M. Sekhar, A. Sen Gupta, M. Seth, N. Strutt, C. Wiegand, H. J. Yoo and K. Fischer, Intel Corp., USA

167

**T18-2 - 16:25****A 40nm 2Mb ReRAM Macro with 85% Reduction in FORMING Time and 99% Reduction in Page-Write Time Using Auto-FORMING and Auto-Write Schemes**, Y.-C. Chiu\*, H.-W. Hu\*, L.-Y. Lai\*, T.-Y. Huang\*, H.-Y. Kao\*, K.-T. Chang\*, M.-S. Ho\*\*, C.-C. Chou\*\*\*, Y.-D. Chih\*\*\*, T.-Y. Chang\*\*\* and M.-F. Chang\*, \*National Tsing Hua Univ., \*\*National Chung Hsing Univ. and \*\*\*TSMC, Taiwan

169

**T18-3 - 16:50****Application-Induced Cell Reliability Variability-Aware Approximate Computing in TaO<sub>x</sub>-Based ReRAM Data Center Storage for Machine Learning**, C. Matsui, S. Fukuyama, A. Hayakawa and K. Takeuchi, Chuo Univ., Japan

171

**T18-4 - 17:15****Nb<sub>1-x</sub>O<sub>2</sub> Based Universal Selector with Ultra-High Endurance (>10<sup>12</sup>), High Speed (10ns) and Excellent V<sub>th</sub> Stability**, Q. Luo\*, J. Yu\*, X. Zhang\*, K.-H. Xue\*\*, J.-H. Yuan\*\*, Y. Cheng\*\*\*, T. Gong\*, H. Lv\*, X. Xu\*, P. Yuan\*, J. Yin\*, J. Li\*\*\*\*, S. Long\*, X. Miao\*\*, L. Tai\*, Q. Liu\* and M. Liu\*, \*Institute of Microelectronics of the Chinese Academy of Sciences, \*\*Huazhong Univ. of Science and Technology, \*\*\*East China Normal Univ., China and \*\*\*\*Univ. of Wisconsin-Madison, USA

173

**T18-5 - 17:40****Evidence of Filamentary Switching and Relaxation Mechanisms in Ge<sub>x</sub>Se<sub>1-x</sub> OTS Selectors**, Z. Chai\*, W. Zhang\*, R. Degraeve\*\*, S. Clima\*\*, F. Hatem\*, J. F. Zhang\*, P. Freitas\*, J. Marsland\*, A. Fantini\*\*, D. Garbin\*\*, L. Goux\*\* and G. Kar\*\*, \*Liverpool John Moores Univ., UK and \*\*imec, Belgium

175

**SESSION 19 - III-V & 2D [Shunju I]**

Thursday, June 13, 16:00-17:40

Chairpersons: Y. Shiratori, NTT Corp.  
P. Grudowski, NXP**T19-1 - 16:00****GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer**, Z. LIU\*, H. Xie\*, K. H. Lee\*, C. S. Tan\*\*, G. I. Ng\*\* and E. A. Fitzgerald\*\*\*, \*Singapore-MIT Alliance for Research and Technology (SMART), \*\*Nanyang Technological Univ., Singapore and \*\*\*Massachusetts Institute of Technology, USA

177

**T19-2 - 16:25****First Demonstration of 40-nm Channel Length Top-Gate WS<sub>2</sub> pFET Using Channel Area-Selective CVD Growth Directly on SiO<sub>x</sub>/Si Substrate**, C. C. Cheng\*, Y.-Y. Chung\*\*\*, M.-Y. Li\*, C.-T. Lin\*\*\*, C.-F. Li\*\*\*, J.-H. Chen\*\*, T.-Y. Lai\*\*, K.-S. Li\*\*\*, J.-M. Shieh\*\*, S.-K. Su\*, H.-L. Chiang\*, T.-C. Chen\*, L.-J. Li\*, H.-S. Wong\* and C.-H. Chien\*\*\*, \*Taiwan Semiconductor Manufacturing Company, Corporation Research, \*\*Taiwan Semiconductor Research Institute, National Applied Research Laboratories and \*\*\*Institute of Electronics, National Chiao Tung Univ., Taiwan

179

**T19-3 - 16:50****Reassessing Ingaas for Logic: Mobility Extraction in Sub-10nm Fin-Width FinFETs**, X. Cai\*, A. Vardi\*, J. Grajal\*\* and J. del Alamo\*, \*Massachusetts Institute of Technology, USA and \*\*Universidad Politecnica de Madrid, Spain

181

**T19-4 - 17:15****Monolithic Integration of GaAs//InGaAs Photodetectors for Multicolor Detection**, D.-M. Geum\*, S. H. Kim\*\*\*, S. K. Kim\*\*, S. S. Kang\*\*\*\*, J. H. Kyhm\*\*\*\*, J. D. Song\*\*, W. J. Choi\*\* and E. Yoon\*, \*Seoul National Univ., \*\*Korea Institute of Science and Technology (KIST), \*\*\*KAIST and \*\*\*\*Dongguk Univ., Korea

183