2019 Symposium on VLSI Technology

Kyoto, Japan
9 – 14 June 2019

IEEE Catalog Number: CFP19VTS-POD
ISBN: 978-1-7281-1530-6

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19VTS-POD
ISBN (Print-On-Demand):	978-1-7281-1530-6
ISBN (Online):	978-4-86348-719-2
ISSN:	0743-1562

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

JFS3-2 - 8:55 **(Invited)**
Computational Memory-Based Inference and Training of Deep Neural Networks, A. Sebastian*, I. Boybat*,**, M. Dazzi*,***, I. Giannopoulos*,***, V. Jonnalagadda*, V. Joshi*,****, G. Karunaratne*,***, B. Kersting*,*****, R. Khaddam-Aljameh*,***, S. R. Nandakumar*,****, A. Petropoulos*,******, C. Piveteau*,***, T. Antonakopoulos******, B. Rajendran****, M. Le Gallo* and E. Eleftheriou*, *IBM Research, **EPFL, ***ETH Zürich, Switzerland, ****New Jersey Institute of Technology, USA, *****RWTH, Germany and ******Univ. of Patras, Greece **117**

JFS3-3 - 9:20
A Ternary Based Bit Scalable, 8.80 TOPS/W CNN Accelerator with Many-Core Processing-in-Memory Architecture with 896K Synapses/mm², S. Okumura, M. Yabuuchi, K. Hijioka and K. Nose, Renesas Electronics Corp., Japan **119

JFS3-4 - 9:45
Energy-Efficient Continual Learning in Hybrid Supervised-Unsupervised Neural Networks with PCM Synapses, S. Bianchi*, I. Muñoz-Martin*, G. Pedretti*, O. Melnic*, S. Ambrogio** and D. Ielmini*, *Politecnico di Milano, Italy and **IBM Research, USA **121**

SESSION 14 - GeSn Device [Shunju I]
Thursday, June 13, 8:30-10:10
Chairpersons: N. Sugii, Hitachi, Ltd.
N. Collaert, imec

T14-1 - 8:30
High Performance GeSn Photodiode on a 200 mm Ge-On-Insulator Photonics Platform for Advanced Optoelectronic Integration with Ge CMOS Operating at 2 µm Band, S. Xu*, K. Han*, Y.-C. Huang**, Y. Kang*, S. Masudy-Panah*, Y. Wu*, D. Lei*, Y. Zhao*, X. Gong* and Y.-C. Yeo*, *National Univ. of Singapore, Singapore and **Applied Materials, Inc., USA **123**

T14-2 - 8:55
Record Low Contact Resistivity ($4.4\times10^{-10}\Omega$-cm²) to Ge Using *In-Situ* B and Sn Incorporation by CVD with Low Thermal Budget (≤400°C) and without Ga, F.-L. Lu*, C.-E. Tsai*, C.-H. Huang*, H.-Y. Ye*, S.-Y. Lin* and C. W. Liu*,**, *National Taiwan Univ. and **Taiwan Semiconductor Research Institute, Taiwan **125**

T14-3 - 9:20
First Vertically Stacked, Compressively Strained, and Triangular $Ge_{0.91}Sn_{0.09}$ pGAAFETs with High I_{ON} of 19.3µA at V_{OV}=V_{DS}=-0.5V, G_m of 50.2µS at V_{DS}=-0.5V and Low SS_{lin} of 84mV/Dec by CVD Epitaxy and Orientation Dependent Etching, Y.-S. Huang*, H.-Y. Ye*, F.-L. Lu*, Y.-C. Liu*, C.-T. Tu*, C.-Y. Lin*, S.-Y. Lin*, S.-R. Jan* and C. W. Liu*,**, *National Taiwan Univ. and **Taiwan Semiconductor Research Institute, Taiwan **127**

T14-4 - 9:45
First Demonstration of Complementary FinFETs and Tunneling FinFETs Co-Integrated on a 200 mm GeSnOI Substrate: A Pathway Towards Future Hybrid Nano-Electronics Systems, K. Han*, Y. Wu*, Y. Huang**, S. Xu*, E. Kong*, A. Kumar*, Y. Kang*, J. Zhang*, C. Wang*, H. Xu*, C. Sun* and X. Gong*, *National Univ. of Singapore, Singapore and **Applied Materials, Inc., USA **129**

Technology / Circuits Joint Focus Session 4
The Future of Memory [Shunju II, III]
Thursday, June 13, 10:30-12:35
Chairpersons: H.-T. Lue, Macronix International Co., Ltd.
G. Hemink, Western Digital Corp.

JFS4-1 - 10:30 **(Invited)**
Circuit and Systems Based on Advanced MRAM for Near Future Computing Applications, S. Fujita, S. Takaya, S. Takeda and K. Ikegami, Toshiba, Japan **131**

JFS4-2 - 10:55
Ag Ionic Memory Cell Technology for Terabit-Scale High-Density Application, S. Fujii*, R. Ichihara*, T. Konno*, M. Yamaguchi*, H. Seki*, H. Tanaka*, D. Zhao*, Y. Yoshimura*, M. Saitoh* and M. Koyama*, Toshiba Memory Corp., Japan **133**

JFS4-3 - 11:20 **(Invited)**
Recent Progress and Next Directions for Embedded MRAM Technology, W. J. Gallagher, E. Chien, T.-W. Chiang, J.-C. Huang, M.-C. Shih, C. Y. Wang, C. Bair, G. Lee, Y.-C. Shih, C.-F. Lee, R. Wang, K.-H. Shen, J. J. Wu, W. Wang and H. Chuang, TSMC, Taiwan **135**

JFS4-4 - 11:45 **(Invited)**
The PCM Way for Embedded Non Volatile Memories Applications, P. Zuliani, A. Conte and P. Cappelletti, STMicroelectronics, Italy **137**

JFS4-5- 12:10 **(Late News)**
Manufacturable 300mm Platform Solution for Field-Free Switching SOT-MRAM, K. Garello, F. Yasin, H. Hody, S. Couet, L. Souriau, S. H. Sharifi, J. Swerts, R. Carpenter, S. Rao, K. Sethu, J. Wu, D. Crotti, A. Furnémont, G. S. Kar, W. Kim, M. Pak and N. Jossart, imec, Belgium **139**

SESSION 15 - Advanced FinFET & GAA II [Shunju I]
Thursday, June 13, 10:30-12:35
Chairpersons: H. Morioka, Socionext Inc.
W. Rachmady, Intel Corp.

T15-1 - 10:30
12-EUV Layer Surrounding Gate Transistor (SGT) for Vertical 6-T SRAM: 5-nm-Class Technology for Ultra-Density Logic Devices, M. S. Kim*, N. Harada**, Y. Kikuchi*, J. Boemmels*, J. Mitard*, T. Huynh-Bao*, P. Matagne*, Z. Tao*, W. Li*, K. Devriendt*, L.-A. Ragnarsson*, C. Lorant*, D. Mocuta*, F. Masuoka**, F. Sebaai*, C. Porret*, E. Rosseel*, A. Dangol*, D. Batuk*, G. Martinez-Alanis*, J. Geypen*, N. Jourdan*, A. Sepulveda*, H. Puliyalil*, G. Jamieson*, M. van der Veen*, L. Teugels*, Z. El-Mekki*, E. Altamirano-Sanchez*, Y. Li** and H. Nakamura**, *imec, Belgium and **Unisantis, Singapore **141**

T15-2 - 10:55
Self-Heating Temperature Behavior Analysis for DC - GHz Design Optimization in Advanced FinFETs, S.-L. Liu, J. J. Horng, A. Akundu, Y. C. Hsu, B. S. Lien, S. F. Liu, C. W. Chang, H. D. Hsieh, D. S. Huang, Y. C. Peng, S. Liu and M. Chen, TSMC, Taiwan **143**

T15-3 - 11:20
Economics of Semiconductor Scaling, A Cost Analysis for Advanced Technology Node, A. Mallik, J. Ryckaert, R.-H. Kim, P. Debacker, S. Decoster, F. Lazzarino, R. Ritzenthaler, N. Horiguchi, D. Verkest and A. Mocuta, imec, Belgium **145**

T15-4 - 11:45
Device-, Circuit- & Block-Level Evaluation of CFET in a 4 Track Library, P. Schuddinck*, O. Zografos*, P. Weckx*, P. Matagne*, S. Sarkar*, Y. Sherazi*, R. Baert*, D. Jang*, D. Yakimets*, A. Gupta*, B. Parvais*,**, J. Ryckaert*, D. Verkest* and A. Mocuta*, *imec and **Vrije Universiteit Brussel, Belgium **147**

T15-5 - 12:10
2nm Node: Benchmarking FinFET Vs Nano-Slab Transistor Architectures for Artificial Intelligence and Next Gen Smart Mobile Devices, S. C. Song*, C. Chidambaram*, B. Colombeau**, M. Bauer**, S. Natarajan**, V. Moroz***, X.-W. Lin***, D. Sherlekar***, M. Choi***, J. Huang***, P. Asenov**** and B. Cheng****, *Qualcomm Technologies, Inc., **Applied Materials, Inc., ***Synopsys, Inc., USA and ****Synopsys, Inc., UK **149**

Luncheon Talk [Suzaku I]
Thursday, June 13, 12:35-14:00

Developing Visual Systems for Entertainment and Art, Y. Hanai, Rhizomatiks, Japan