

# **2019 Silicon Nanoelectronics Workshop (SNW 2019)**

**Kyoto, Japan  
9 – 10 June 2019**



**IEEE Catalog Number: CFP19SNW-POD  
ISBN: 978-1-7281-0530-7**

**Copyright © 2019, Japan Society of Applied Physics (JSAP)  
All Rights Reserved**

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19SNW-POD
ISBN (Print-On-Demand):	978-1-7281-0530-7
ISBN (Online):	978-4-86348-701-7
ISSN:	2161-4636

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2019 Silicon Nanoelectronics Workshop

June 9 – 10, 2019

Rihga Royal Hotel Kyoto, Kyoto, Japan

## Table of contents

### Sunday, June 9, 2019

- 8:30           **Opening Remarks**   T. Shinada, *Tohoku University*

### Session 1: Plenary

- 8:40   1-1    **[Plenary] Atomic qubits in silicon**, M. Y. Simmons, *University of New South Wales*   1  
9:10   1-2    **[Plenary] Ultra-Low Power Brain-Inspired Processors and Neuromorphic**   3  
               **Processors with CMOS/MTJ Hybrid technology**, T. Endoh, *Tohoku University*

### Session 2: Ge Devices and Integration Technologies

- 9:40   2-1    **The GAAFETs with Five Stacked Ge Nano-sheets Made by 2D Ge/Si Multilayer Epitaxy, Excellent Selective Etching, and Conformal Monolayer Doping**, C.-L. Chu<sup>1</sup>, G.-L. Luo<sup>1</sup>, K. Wu<sup>1</sup>, S.-H. Chen<sup>1</sup>, C.-C. Hsu<sup>2</sup>, B.-Y. Chen<sup>1</sup>, K.-L. Lin<sup>1</sup>, W.-F. Wu<sup>1</sup>, and W.-K. Yeh<sup>1</sup>, <sup>1</sup>*Taiwan Semiconductor Research Institute*, <sup>2</sup>*National Tsing Hua University*   5  
10:00   2-2    **Study of Twin Ge FinFET Structure Non-volatile Memory**, C. C. Li<sup>1</sup>, M. S. Yeh<sup>2</sup>, 7  
               Y. J. Lee<sup>2</sup>, and Y. C. Wu<sup>1</sup>, <sup>1</sup>*National Tsing Hua University*, <sup>2</sup>*Taiwan Semiconductor Research Institute*  
10:20   2-3    **Germanium Layer Transfer with Low Temperature Direct Bonding and Epitaxial Lift-off Technique for Ge-based monolithic 3D integration**, T. Maeda, H. Ishii, W. H. Chang, T. Irisawa, Y. Kurashima, H. Takagi, and N. Uchida, *AIST*   9  
  
10:40           Break

### Session 3: Neural Systems, New Computing and Modeling

- 11:00   3-1    **[Invited] Temporal feature analysis in brain-inspired neural systems**, T. Fukai<sup>1,2</sup> 11  
               and T. Asabuki<sup>3</sup>, <sup>1</sup>*Okinawa Institute of Science and Technology*, <sup>2</sup>*RIKEN*, <sup>3</sup>*The University of Tokyo*  
11:30   3-2    **An Improved Hardware Acceleration Architecture of Binary Neural Network with 1T1R Array Based Forward/Backward Propagation Module**, Y. Zhang, Z. Zhou, P. Huang, M. Fan, R. Han, W. Shen, L. Liu, X. Liu, and J. Kang, *Peking University* 13  
11:50   3-3    **A Parallel Bitstream Generator for Stochastic Computing**, Y. Zhang, R. Wang, 15  
               X. Zhang, Z. Zhang, J. Song, Z. Zhang, Y. Wang, R. Huang, *Peking University*

- 12:10 3-4 **New-Generation Design-Technology Co-Optimization (DTCO): Machine-Learning Assisted Modeling Framework**, Z. Zhang<sup>1</sup>, R. Wang<sup>1</sup>, C. Chen<sup>1</sup>, Q. Huang<sup>1</sup>, Y. Wang<sup>1</sup>, C. Hu<sup>2</sup>, D. Wu<sup>2</sup>, J. Wang<sup>2</sup>, and Y. Wang<sup>1</sup>, <sup>1</sup>*Peking University*, <sup>2</sup>*Synopsys* 17

12:30 Lunch

#### Session 4: Energy Efficient Electronics and Memory

- 14:00 4-1 **[Invited] Energy Efficient Nanoelectronics**, A. Chen, *IBM Research* 19
- 14:30 4-2 **Characterization of Chalcogenide Selectors for Crossbar Switch Used in Nonvolatile FPGA**, H. Numata<sup>1</sup>, N. Banno<sup>1</sup>, K. Okamoto<sup>1</sup>, N. Iguchi<sup>1</sup>, H. Hada<sup>1</sup>, M. Hashimoto<sup>2</sup>, T. Sugabayashi<sup>1</sup>, T. Sakamoto<sup>1</sup>, and M. Tada<sup>1</sup>, <sup>1</sup>*NEC Corp*, <sup>2</sup>*Osaka University* 21
- 14:50 4-3 **Switching Current of Ta<sub>2</sub>O<sub>5</sub> Based Resistive Analog Memories**, Y. Li<sup>1</sup>, A. Tsurumaki-Fukuchi<sup>1</sup>, M. Arita<sup>1</sup>, Y. Takahashi<sup>1</sup>, and T. Morie<sup>2</sup>, <sup>1</sup>*Hokkaido University*, <sup>2</sup>*Kyushu Institute of Technology* 23
- 15:10 4-4 **Application of Extreme Value Theory to Statistical Analyses of Worst Case SRAM Data Retention Voltage**, T. Mizutani, K. Takeuchi, T. Saraya, M. Kobayashi, and T. Hiramoto, *The University of Tokyo* 25

15:30 Break

#### Session 5: 3D NAND

- 15:45 5-1 **Effect of Device Scaling on Lateral Migration Mechanism of Electrons in V-NAND**, C. Woo, S. Kim, J. Park, and H. Shin, *Seoul National University* 27
- 16:05 5-2 **Error Correction for Read-hot Data in 3D-TLC NAND Flash by Read-disturb Modeled Artificial Neural Network Coupled LDPC ECC**, D. Kojima, T. Nakamura, and K. Takeuchi, *University of Chuo* 29
- 16:25 5-3 **Less Reliable Page Error Reduction for 3D-TLC NAND Flash Memories with Data Overhead Reduction by 40% and Data-retention Time Increase by 5.0x**, K. Maeda, K. Mizoguchi, and K. Takeuchi, *University of Chuo* 31

#### Session 6: Posters

- 16:45–18:30 Starting with short oral presentation (1 min each)
- 6-1 **Impacts of Remote Coulomb Scattering on Hole Mobility in Si p-MOSFETs at Cryogenic Temperatures**, X. Zhang, P. Chang, G. Du, X. Liu, *Institute of Microelectronics, Peking University* 33

- 6-2 **Structural Design of T-gate, Air-spacer Poly-Si TFTs for RF applications**, Y.-A. 35  
Huang, Y.-H. Yeh, H.-C. Lin, and P.-W. Li, *National Chiao Tung University*
- 6-3 **Short-channel Effects and Sub-Surface Behavior in Bulk MOSFETs and 37  
Nanoscale DG-SOI-MOSFETs: A TCAD Investigation**, A. S. Medury and H.  
Kansal, *Indian Institute of Science Education and Research Bhopal*
- 6-4 **Investigation of Ferroelectric Granularity for Double-Gate Negative- 39  
Capacitance FETs Considering Position and Number Fluctuations**, C.-L. Fan,  
K.-Y. Tseng, Y.-S. Liu, and P. Su, *National Chiao Tung University*
- 6-5 **Characterization and Analysis of 5 nm-thick  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$  for Negative 41  
Capacitance FinFET**, P.-J. Chen<sup>1</sup>, M.-J. Tsai<sup>1</sup>, F.-J. Hou<sup>2</sup>, and Y.-C. Wu<sup>1</sup>, <sup>1</sup>*National  
Tsing Hua University*, <sup>2</sup>*Taiwan Semiconductor Research Institute*
- 6-6 **Reduced RTN Amplitude and Single Trap induced Variation for Ferroelectric 43  
FinFET by Substrate Doping Optimization**, Z.-T. Lin, and V. P.-H. Hu, *University  
of National Central*
- 6-7 **Negative Capacitance in Short-Channel Tunnel Field-Effect Transistors**, H.-J. 45  
Teng<sup>1,2</sup>, Y.-H. Chen<sup>1,2</sup>, N. D. Chien<sup>3</sup>, and C.-H. Shih<sup>1</sup>, <sup>1</sup>*National Chi Nan University*,  
<sup>2</sup>*National Tsing Hua University*, <sup>3</sup>*Dalat University*
- 6-8 **Elastic Response of 10-nm Insulator Films Measured by Dynamic Indentation 47  
for Nano-scale Electron Device Fabrication**, L. Bolotov, N. Uchida, W. H. Chang,  
T. Maeda, and S. Migita, *AIST*
- 6-9 **ON Current Enhancement by Gate Controlled Strain in The InAs n-Type 49  
Piezoelectric Tunnel FETs**, Y. Long<sup>1</sup>, J. Z Huang<sup>2</sup>, Z. Wei<sup>1</sup>, J.-Wei Luo<sup>1</sup>, and X.  
Jiang<sup>1</sup>, <sup>1</sup>*Institute of Semiconductors, CAS*, <sup>2</sup>*MaxLinear Inc.*
- 6-10 **Ge Condensation Process for High ON/OFF Ratio of SiGe Gate-All-Around 51  
Nanowire Tunnel Field-Effect Transistor**, R. Lee<sup>1</sup>, J. Lee<sup>1</sup>, S. Kim<sup>2</sup>, K. Lee<sup>1</sup>, S.  
Kim<sup>1</sup>, S. Kim<sup>1</sup>, Y. Choi<sup>1</sup>, and B.-G. Park<sup>1</sup>, <sup>1</sup>*Seoul National University*, <sup>2</sup>*Ajou University*
- 6-11 **Withdraw**
- 6-12 **Feasibility of Ge double quantum dots with high symmetry and tunability in 55  
size and inter-dot spacing**, K.-P. Peng, T.-L. Huang, T. George, H.-Chih Lin, and  
P.-W. Li, *National Chiao Tung University*
- 6-13 **The Preliminary Investigation of Octrafluorocyclobutane Plasma Jet Etching 57  
of Crystalline Silicon**, C. Huang, W.-T. Liu, W.-L. Li, L.-K. Huang, and Y.-A. Chen,  
Yuan Ze University
- 6-14 **Metallic Source/Drain Ge-Based Charge-Trapping Memory Cells**, Y.-H. Chen<sup>1,2</sup>, 59  
C.-H. Shih<sup>1</sup>, H.-J. Teng<sup>1,2</sup>, and C. Lien<sup>2</sup>, <sup>1</sup>*National Chi Nan University*, <sup>2</sup>*National Tsing  
Hua University*

- 6-15 **Modeling of Lateral Migration Mechanism of Holes in 3D NAND Flash Memory** 61  
**Charge Trap Layer during Retention Operation**, J. Park and H. Shin, *Seoul National University*
- 6-16 **Prediction of Characteristics of Future Scaled 3D NAND Flash Memory by Using TCAD and SPICE**, M. Kim and H. Shin, *Seoul National University*
- 6-17 **Improved Gradual Reset Phenomenon in SiN<sub>x</sub>-based RRAM by Diode-Connected Structure**, M.-H. Kim<sup>1</sup>, S. Bang<sup>1</sup>, T.-H. Kim<sup>1</sup>, D. K. Lee<sup>1</sup>, S. Kim<sup>2</sup>, S. Cho<sup>3</sup>, and B.-G. Park<sup>1</sup>, <sup>1</sup>*Seoul National University*, <sup>2</sup>*Chungbuk National University*, <sup>3</sup>*Gachon University*
- 6-18 **Effect of TiO Film Thickness on Resistive Switching Behavior of TiN/TiO<sub>x</sub>/HfO<sub>2</sub>/Pt RRAM Device**, X. Ding, L. Liu, Y. Feng, and P. Huang, *Peking University*
- 6-19 **Comparison of switching characteristics of HfO<sub>x</sub> RRAM device with different switching layer thicknesses**, D. K. Lee<sup>1</sup>, M.-H. Kim<sup>1</sup>, S. Bang<sup>1</sup>, T.-H. Kim<sup>1</sup>, Y.-J. Choi<sup>1</sup>, S. Kim<sup>2</sup>, S. Cho<sup>3</sup>, and B.-G. Park<sup>1</sup>, <sup>1</sup>*Seoul National University*, <sup>2</sup>*Chungbuk National University*, <sup>3</sup>*Gachon University*
- 6-20 **Charge Effects on Semiconductor-Metal Phase Transition in Mono-layer MoTe<sub>2</sub>**, J. Wu<sup>1,2</sup>, X. Ma<sup>1,2</sup>, J. Chen<sup>1</sup>, and X. Jiang<sup>2</sup>, <sup>1</sup>*Shandong University*, <sup>2</sup>*Chinese Academy of Science*
- 6-21 **Design of learning circuit for single-electron neural networks** 73  
M. Ueno and T. Oya, *Yokohama National University*
- 6-22 **Thermal-noise-harnessing single-electron memory pair circuit and its application to full adder circuit with simple structure**, R. Kaide, T. Oya, *Yokohama National University*
- 6-23 **Design of multi-layer single-electron information-processing circuit mimicking behavior of bubble film for solving nonlinear problem**, N. Kurata and T. Oya, *Yokohama National University*
- 6-24 **Single-electron Information-processing Circuit Mimicking Behavior of Fish Shoals**, H. Yamashita and T. Oya, *Yokohama National University*
- 6-25 **A Systematic Model Parameter Extraction using Differential Evolution Searching**, J. Chang, M.-H. Oh<sup>1</sup> and B.-G. Park, *Seoul National University*
- 6-26 **Resonant Photocurrent at 1550 nm in an Erbium Low-Doped Silicon Transistor at Room Temperature**, E. Prati<sup>1</sup>, M. Celebrano<sup>2</sup>, L. Ghirardini<sup>2</sup>, M. Finazzi<sup>2</sup>, G. Ferrari<sup>2</sup>, T. Shinada<sup>3</sup>, K. Gi<sup>4</sup>, Y. Chiba<sup>4</sup>, A. Abdelghafar<sup>4</sup>, M. Yano<sup>4</sup>, and T. Tanii<sup>4</sup>, <sup>1</sup>*Consiglio Nazionale delle Ricerche*, <sup>2</sup>*Politecnico di Milano*, <sup>3</sup>*Tohoku University*, <sup>4</sup>*Waseda University*
- 6-27 **Evaluation of Photosensitive Performance of Different Structured UTBB MOSFET**, L. Liu, X. Liu, and G. Du, *Peking University*

- 6-28 **Potential of Nano-scale Optical Rotor Based on a pn-Junction Wire**, Y. Omura, 87  
*Kansai University*

**Monday, June 10, 2019**

**Session 7: 2D Materials**

- 8:30 7-1 **[Invited] 3D Heterogeneous Integration with 2D Materials**, E. Pop, C. McClellan, 89  
C. Bailey, I. Datye, A. Gabourie, R. Grady, K. Schable, and A. Vaziri, *Stanford University*
- 9:00 7-2 **Comparative study of high-k dielectric on MoS<sub>2</sub> deposited by plasma enhanced ALD**, W. H. Chang<sup>1</sup>, N. Okada<sup>1</sup>, H. Asai<sup>1</sup>, K. Fukuda<sup>1</sup>, M. Okada<sup>1</sup>, T. Endo<sup>2</sup>, Y. Miyata<sup>2</sup>, and T. Irisawa<sup>1</sup>, <sup>1</sup>*AIST, 2Tokyo Metropolitan University*
- 9:20 7-3 **Atomistic Study of Transport Characteristics in Sub-1nm Ultra-narrow Molybdenum Disulfide (MoS<sub>2</sub>) Nanoribbon Field Effect Transistors**, F. Wang<sup>1,2</sup>, X. Ma<sup>1,2</sup>, J. Wu<sup>1,2</sup>, J. Chen<sup>1</sup>, and X. Jiang<sup>2</sup>, <sup>1</sup>*Shandong University, 2Chinese Academy of Science*
- 9:40 7-4 **Subthreshold Degradation of 2D material Junctionless FETs -Impact of Fringe Field from Source/Drain Electrodes through Insulator-**, H. Asai, W. H. Chang, N. Okada, K. Fukuda, and T. Irisawa, *AIST*

10:00 Break

**Session 8: Ferroelectric FETs**

- 10:20 8-1 **Experimental Demonstration of Performance Enhancement of MFMIS and MFIS for 5-nm × 12.5-nm Poly-Si Nanowire Gate-All-Around Negative Capacitance FETs Featuring Seed-Layer and PMA-Free Process**, S.-Y. Lee, H.-W. Chen, C.-H. Shen, P.-Y. Kuo, C.-C. Chung, Y.-E. Huang, H.-Y. Chen, and T.-S. Chao, *National Chiao Tung University*
- 10:40 8-2 **Study of Germanium Nanosheet Channel with Negative Capacitance Field-Effect-Transistor**, Y. N. Chen<sup>1</sup>, F. J. Hou<sup>2</sup>, C. J. Su<sup>2</sup>, and Y. C. Wu<sup>1</sup>, <sup>1</sup>*National Tsing Hua Univerty, 2Taiwan Semiconductor Research Institute*
- 11:00 8-3 **Atomic-level Analysis by Synchrotron Radiation and Characterization of 2 nm, 3 nm, and 5 nm-thick Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> Negative Capacitance FinFET**, M.-J. Tsai<sup>1</sup>, P.-J. Chen<sup>1</sup>, P.-Y. Peng<sup>2</sup>, F.-J. Hou<sup>3</sup>, and Y.-C. Wu<sup>1</sup>, <sup>1</sup>*National Tsing Hua University, 2National Synchrotron Radiation Research Center, 3Taiwan Semiconductor Research Institute*
- 11:20 8-4 **The Understanding of Gate Capacitance Matching on Achieving a High Performance NC MOSFET with Sufficient Mobility**, C. K. Chiang<sup>1</sup>, P. Hsuan<sup>1</sup>, Y. C. Luo<sup>1</sup>, F. L. Li<sup>2</sup>, E. R. Hsieh<sup>1</sup>, C. H. Liu<sup>2</sup>, and S. Chung<sup>1</sup>, <sup>1</sup>*National Chiao Tung University, 2National Taiwan Normal University*

- 11:40 8-5 **Evaluation of Analog Circuit Performance for Ferroelectric SOI MOSFETs** 105  
**considering Interface Trap Charges and Gate Length Variations**, Y.-C. Lu and V.  
P.-H. Hu, *University of National Central*

12:00 Lunch

### Session 9: Quantum Computing and Quantum Dots

- 13:30 9-1 **[Invited] Moving Spins from Lab to Fab: A Silicon-Based Platform for 107  
Quantum Computing Device Technologies**, B. Govoreanu, *IMEC*
- 14:00 9-2 **Simultaneous operation of singlet-triplet qubits**, F. Fedele, A. Chatterjee, and 109  
F. Kuemmeth, *University of Copenhagen*
- 14:20 9-3 **Characterization of top-gated Si/SiGe devices for spin qubit applications**, F. 111  
Ansaloni, C. Volk, A. Chatterjee, and F. Kuemmeth, *University of Copenhagen*
- 14:40 9-4 **Dopant-Induced Terahertz Resonance of a Dopant-Rich Silicon Quantum Dot**, 113  
T. Okamoto<sup>1,2</sup>, N. Fujimura<sup>1,2</sup>, T. Kodera<sup>2</sup>, and Y. Kawano<sup>1,2</sup>, <sup>1</sup>*FIRST, Tokyo Institute  
of Technology*, <sup>2</sup>*Dept. of E.E., Tokyo Institute of Technology*
- 15:00 9-5 **Si Surface Orientation Dependence of SiC Nano-Dot Formation in Hot-C Ion 115  
Implanted Bulk-Si Substrate**, T. Mizuno<sup>1</sup>, M. Yamamoto<sup>1</sup>, T. Aoki<sup>1</sup>, and T.  
Sameshima<sup>2</sup>, <sup>1</sup>*Kanagawa University*, <sup>2</sup>*Tokyo University of Agriculture and  
Technology*

15:20 Break

### Session 10: SOI-Based Novel Devices and RTN

- 15:35 10-1 **Si Electron Nano-Aspirator towards Emerging Hydro-Electronics**, M. 117  
Razanoelina<sup>1</sup>, H. Firdaus<sup>2</sup>, Y. Takahashi<sup>3</sup>, A. Fujiwara<sup>4</sup>, and Y. Ono<sup>1,2</sup>, <sup>1</sup>*Res. Inst.  
of Electronics, Shizuoka University*, <sup>2</sup>*Graduate School of Sci. and Tech., Shizuoka  
University*, <sup>3</sup>*Hokkaido University*, <sup>4</sup>*NTT Basic Research Laboratory*
- 15:55 10-2 **Comparative Study on 1-THz Antenna-Coupled Bolometer with Various SOI- 119  
CMOS based Temperature Sensors: MOSFET, Diode, Resistor and  
Thermocouple**, D. Elamaran<sup>1</sup>, T. Ueta<sup>2</sup>, H. Satoh<sup>2,3</sup>, N. Hiromoto<sup>1,2</sup>, and H.  
Inokawa<sup>1,3</sup>, <sup>1</sup>*Graduate School of Science and Technology, Shizuoka University*,  
<sup>2</sup>*Graduated School of Integrated Science and Technology, Shizuoka University*,  
<sup>3</sup>*Research Institute of Electronics, Shizuoka University*
- 16:15 10-3 **Directivity of SOI Photodiode with Gold Surface Plasmon Antenna**, A. 121  
Nagarajan<sup>1</sup>, S. Hara<sup>1</sup>, H. Satoh<sup>1</sup>, A. Priya Panchanathan<sup>2</sup>, and H. Inokawa<sup>1</sup>,  
<sup>1</sup>*Shizuoka University*, <sup>2</sup>*SRMIST*

16:35 10-4 **Characterization of Four-Level Random Telegraph Noise in a Gate-All-Around Poly-Si Nanowire Transistor**, Y.-T. Chang, P.-W. Li, and H.-C. Lin,  
*National Chiao Tung University*

16:55 10-5 **From Gate Oxide Characterization to TCAD Predictions: Exploring Impact of Defects Across Technologies**, G. Rzepa, F. Schanovsky, and M. Karner,  
*Global TCAD Solutions GmbH*

17:15 **Closing Remarks**