

2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD 2019)

**Lausanne, Switzerland
15 – 18 July 2019**



**IEEE Catalog Number: CFP1910S-POD
ISBN: 978-1-7281-1202-2**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1910S-POD
ISBN (Print-On-Demand):	978-1-7281-1202-2
ISBN (Online):	978-1-7281-1201-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Welcome	xi
Committees	xiii
Social Events	xvii
Tutorials	xix
Plenaries	xxiii
Regular Papers	
Deep Learning for Analog EDA: Are we There Yet?	
Artificial Neural Networks as an Alternative for Automatic Analog IC Placement <i>D. Guerra¹, A. Canelas¹, R. Povia², N. Horta¹, N. Lourenço¹, R. Martins¹</i> ¹ Instituto de Telecomunicações, Instituto Superior Técnico, ULisboa, Portugal, ² Instituto de Telecomunicações, Portugal	1
Power to the Model: Generating Energy-Aware Mixed-Signal Models using Machine Learning <i>M. Grabmann¹, F. Feldhoff², G. Gläser¹</i> ¹ IMMS, Germany, ² Ilmenau University of Technology, Germany	5
Artificial Neural Network Assisted Analog IC Sizing Tool <i>G. Islamoglu, T. Cakici, E. Afacan, G. Dunder</i> Bogazici University, Turkey	9
Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing <i>N. Lourenço¹, E. Afacan², R. Martins¹, F. Passos³, A. Canelas¹, R. Povia⁴, N. Horta¹, G. Dunder⁵</i> ¹ Instituto de Telecomunicações, Instituto Superior Técnico – Ullisbon, Portugal, ² Kocaeli University, Turkey, ³ Instituto de Microelectronica de Sevilla, CNM, CSIC and Universidad de Sevilla, Spain, ⁴ Instituto de Telecomunicações, Portugal, ⁵ Bogazici University, Turkey	13
Efficient generation of data sets for one-shot statistical calibration of RF/mm-wave circuits <i>F. Cilici¹, G. Leger², M. Barragan¹, S. Mir¹, E. Lauga-Larroze³, S. Bourdel³</i> ¹ TIMA Laboratory, France, ² Instituto de Microelectronica de Sevilla (IMSE-CNM-CSIC), Spain, ³ RFICLab, France	17
Do You Still Handcraft Your Analog and RF Layouts?	
Comparison of ELTs with different shapes and a regular layout transistor in 180 nm CMOS process <i>S. Ilik, N. Sahin-Solmaz, A. Kabaoglu, M. Yelten</i> Istanbul Technical University Electronics and Communications Engineering, Turkey	21

On the Exploration of Design Tradeoffs in Analog IC Placement with Layout-dependent Effects <i>R. Martins¹, N. Lourenço¹, R. Pova², N. Horta¹</i> ¹ Instituto de Telecomunicações, Instituto Superior Técnico – ULisbon, Portugal, ² Instituto de Telecomunicações, Portugal	25
Analog Layout Placement Based on Unit Elements and Routing Channel Estimation <i>S. Ahmed¹, M. Dessouky², F. Atef², S. Hamed²</i> ¹ mixel, Egypt, ² Ain Shams University, Egypt	29
A Structure-Based Methodology for Analog Layout Generation <i>Y. Chen¹, H. Chi², L. Song², C. Liu², H. Chen²</i> ¹ Department of Electrical Engineering, National Central University, Taiwan, ² National Chiao Tung University, Taiwan	33
Using EDA Tools to Push the Performance Boundaries of an Ultralow-Power IoT-VCO at 65nm <i>R. Martins¹, N. Lourenço¹, N. Horta¹, J. Yin², P. Mak², R. Martins²</i> ¹ Instituto de Telecomunicações, Instituto Superior Técnico – ULisbon, Portugal, ² State-Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, China	37
Radio Frequency, Microwave and mm-Wave	
Design, Simulation and Implementation of Very Compact Dual-band Microstrip Bandpass Filter for 4G and 5G Applications <i>Y. Al-Yasir, N. Ojaroudiparchin, A. Alabdullah, W. Mshwat, A. Abdulkhaleq, K. Hameed, M. Al-Sadoon, R. Abd-Alhameed</i> University of Bradford, United Kingdom	41
Methodology for Performance Optimization in Noise- and Distortion-Canceling LNA <i>A. Martínez-Pérez¹, C. Gimeno², D. Flandre², F. Aznar¹, G. Royo¹, C. Sanchez-Azqueta¹</i> ¹ Universidad de Zaragoza, Spain, ² Université Catholique de Louvain, Belgium	45
Verilog-A based Behavioral Modeling of an FBMC Transmitter <i>P. Doell, O. Hanay, E. Bayram, R. Negra</i> RWTH Aachen University, Germany	49
New Pattern Reconfigurable Circular Disk Antenna Using Two PIN Diodes for WiMax/WiFi (IEEE 802.11a) Applications <i>Y. Al-Yasir, N. Ojaroudiparchin, A. Alabdullah, W. Mshwat, A. Ullah, R. Abd-Alhameed</i> University of Bradford, United Kingdom	53
Synthesis of mm-Wave circuits using EM simulated passive structure libraries <i>F. Passos¹, E. Roca¹, R. Castro Lopez², N. Horta³, F. Fernandez¹</i> ¹ Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Spain, ² Instituto de Microelectrónica de Sevilla, IMSE-CNM-CSIC, Spain, ³ Universidade de Lisboa, Portugal	57
Cutting Edge Test Solutions for Analog, Mixed-Signal and RF ICs	
Requirements for Industrial Analog Fault Simulator <i>V. Zivkovic</i> Cadence Design Systems, United Kingdom	61
Adaptive defect simulation flow for Defect-oriented Test evaluation <i>V. Gutierrez¹, G. Leger²</i> ¹ Instituto de Microelectronica de Sevilla, Spain, ² Instituto de Microelectronica de Sevilla (IMSE-CNM-CSIC), Spain	65

Feature selection and feature design for machine learning indirect test: a tutorial review <i>M. Barragan¹, G. Leger²</i> ¹ TIMA Laboratory, France, ² Instituto de Microelectronica de Sevilla (IMSE-CNM-CSIC), Spain	69
Which metrics to use for RF indirect test strategy? <i>H. El Badawi¹, F. Azais¹, S. Bernard¹, M. Comte¹, V. Kerzérho¹, F. Lefevre²</i> ¹ LIRMM, France, ² NXP Semiconductors, France	73
Post-Production Calibration of Analog/RF ICs: Recent Developments and A Fully Integrated Solution <i>A. Antonopoulos, G. Volanis, Y. Lu, Y. Makris</i> The University of Texas at Dallas, United States	77
Self-Testing Analog Spiking Neuron Circuit <i>S. El-Sayed¹, L. Camunas-Mesa², B. Linares-Barranco², H. Stratigopoulos¹</i> ¹ Sorbonne Université, CNRS, LIP6, France, ² Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC y Universidad de Sevilla, Spain	81
Modeling the Next Generation of Electronics and Sensors	
Exploiting Double-Barrier MTJs for Energy-Efficient Nanoscaled STT-MRAMs <i>E. Garzón¹, R. De Rose¹, F. Crupi², L. Trojman³, G. Finocchio⁴, M. Carpentieri⁵, M. Lanuzza²</i> ¹ DIMES - University of Calabria, Italy, ² DIMES - Università della Calabria, Italy, ³ Universidad San Francisco de Quito, Ecuador, ⁴ MIFT Department - University of Messina, Italy, ⁵ DEI - Politecnico di Bari, Italy	85
A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects <i>D. Garyfallou, C. Antoniadis, N. Evmorfopoulos, G. Stamoulis</i> University of Thessaly, Greece	89
A Modeling Approach for 7nm Technology Node Area-Consuming Circuit Optimization and Beyond <i>Q. Huo, Z. Wu, F. Zhang, L. Li</i> Institute of Microelectronics, Chinese Academy of Sciences, China	93
Error-Free Calculation of Total Referred Noises in Electronic Circuits <i>S. Hamedi-Hagh</i> San Jose State University, United States	97
Modeling of Parasitic Light Sensitivity in Global Shutter CMOS Image Sensors <i>F. Pace¹, O. Marcelot¹, P. Martin-Gonthier¹, O. Saint-Pé², M. Breart de Boisanger², R. Sauvage³, P. Magnan¹</i> ¹ ISAE-SUPAERO, France, ² Airbus, France, ³ Direction Générale de l'Armement, France	101
Model-Based Engineering of Magnetic Sensors <i>Z. Lazar¹, Y. Bidaux¹, M. Roos², G. Close¹</i> ¹ Melexis, Switzerland, ² NM Numerical Modelling GmbH, Switzerland	105
Powering the Smarts Competition	
Wide Frequency Range Impedance Measurement of a Li-ion Prismatic Cell for Power Line Communication Technique <i>A. Pake Talei¹, W. Pribyl², G. Hofer³</i> ¹ Infineon Technologies Austria, Austria, ² Graz University of Technology, Austria, ³ Infineon Austria AG, Austria	109

Modeling of Low-dropout Regulator (LDO) to Optimize Power Supply Rejection (PSR) in System-On-Chip (SoC) Applications <i>J. Tan, R. Sommer</i> IMMS, Germany	113
Wireless Power Transmission of a Smartphone by Three-dimensional Magnetic Resonance <i>M. Kim, Y. Lee, J. Choi</i> Kyungpook National University, South Korea	117
3-D Maximum Power Point Searching and Tracking for Ultra Low Power RF Energy Harvesters <i>M. Caselli, A. Boni</i> University of Parma, Italy	121
Design Techniques and Optimization Methods	
Power-Down Mode Verification for Hierarchical Analog Circuits <i>M. Neuner, H. Graeb</i> Chair of Electronic Design Automation, Technical University of Munich, Germany	125
Efficient Circuit Reduction in Limited Frequency Windows <i>G. Floros, N. Evmorfopoulos, G. Stamoulis</i> University of Thessaly, Greece	129
Automatic Modeling of Transistor Level Circuits by Hybrid Systems with Parameter Variable Matrices <i>A. Tarraf, L. Hedrich</i> University of Frankfurt, Germany	133
Pseudo Expected Improvement Based Optimization for CMOS Analog Circuit Design <i>N. Drira¹, M. Kotti², M. Fakhfakh³, P. Siarry⁴, E. Tlelo-Cuautle⁵</i> ¹ Univ. of Gabès, Tunisia / Univ. of Paris-Est Créteil, France, Tunisia, ² Univ. of Gabès, Tunisia / Univ. of Sfax, Tunisia, ³ University of Sfax, Tunisia, Tunisia, ⁴ Univ. of Paris-Est Créteil, France, France, ⁵ INAOE, Mexico	137
A New Adaptation of Particle Swarm Optimization Applied to Modern FPGA Placement <i>Y. Zhou, D. Vercruyce, D. Stroobandt</i> Ghent University, Belgium	141
Bio-Electronics	
A Low-Frequency 3-Coil Inductive System for Wirelessly Powering Leadless Pacemakers <i>K. Mohanarangam, M. Kim, J. Choi</i> Kyungpook National University, South Korea	145
Wireless Readout System Modeling for Electrodeless QCM <i>O. Batur¹, A. Sari¹, C. Kirimli²</i> ¹ Istanbul Bilgi University, Turkey, ² Acibadem University, Turkey	149
Modeling and performance investigation of insulin injection pen for diabetic persons <i>M. Paun¹, C. Dehollain²</i> ¹ Swiss Federal Institute of Technology (EPFL), Switzerland, ² Ecole Polytechnique Fédérale de Lausanne, Switzerland	153
Will There be Light? - Simulative Prediction of Fluorescence Measurements <i>F. Koegler, A. Hofmann, G. Gläser</i> IMMS, Germany	157

A Low-Noise CMOS Inverter-Based OTA for Biomedical and Healthcare Signal Receivers <i>R. Povoá¹, R. Martins², N. Lourenço², A. Canelas², N. Horta², J. Goes³</i> ¹ Instituto de Telecomunicações, Portugal, ² Instituto de Telecomunicações, Instituto Superior Técnico – ULisbon, Portugal, ³ Faculdade de Ciências e Tecnologia - UNL, Portugal	161
Powering Everyday Electronics	
Design of Differential-Mode Input Filters for DC-DC Switching Regulators <i>G. Di Capua, N. Femia, K. Stoyka</i> DIEM - University of Salerno, Italy	165
A Piecewise-Affine Inductance Model for Inductors Working in Nonlinear Region <i>A. Oliveri, M. Lodi, M. Storace</i> University of Genoa, Italy	169
Sensitivity Analysis of Inductive Power Transfer Systems for Electric Vehicles Battery Charging <i>G. Di Capua, N. Femia, K. Stoyka</i> D.I.E.M. - University of Salerno, Italy	173
Realistic Cable Modeling for Low-Voltage Installations <i>S. Maranò¹, Y. Maret¹, M. Varga¹, L. Ghezzi², A. Butti²</i> ¹ ABB, Switzerland, ² R&D, ABB Electrification, Italy	177
Analysis and Optimization of Power Supply Rejection (PSR) for Power Management Unit (PMU) Design in RFID Sensor applications <i>J. Tan, R. Sommer</i> IMMS, Germany	181
EDA Competition	
Mixed-Signal Hardware Security Using MixLock: Demonstration in an Audio Application <i>J. Leonhard¹, M. Louër¹, H. Aboushady¹, O. Sinanoglu², H. Stratigopoulos¹</i> ¹ Sorbonne Université, CNRS, LIP6, France, ² New York University, United Arab Emirates	185
Automated Parameter Extraction and SPICE Model Modification For Gate Enclosed MOS-FETs Simulation <i>B. Contreras, G. Ducoudray, R. Palomera, C. Bernal</i> University of Puerto Rico at Mayaguez, Puerto Rico	189
Exploiting LabVIEW FPGA Socketed CLIP to Design and Implement Soft Core Based Complex Digital Architectures on PXI FPGA Target Boards <i>L. Dello Sterpaio, P. Nannipieri, A. Marino, L. Fanucci</i> University of Pisa, Italy	193
TiDeVa: A Toolbox for the Automated and Robust Analysis of Time-Dependent Variability at Transistor Level <i>P. Saraza-Canflanca¹, J. Díaz Fortuny², R. Castro Lopez³, E. Roca⁴, J. Martin Martinez⁵, R. Rodriguez⁶, M. Nafria⁷, F. Fernandez⁸</i> ¹ IMSE-CNM, Spain, ² Universitat Autònoma de Barcelona (UAB), Spain, ³ Instituto de Microelectrónica de Sevilla, IMSE-CNM-CSIC, Spain, ⁴ Instituto de Microelectronica de Sevilla, CNM, CSIC and Universidad de Sevilla, Spain, ⁵ Universitat Autònoma de Barcelona, Spain, ⁶ Universitat Autònoma de Barcelona, Spain, ⁷ Universitat Autònoma de Barcelona, Spain, ⁸ IMSE, Spain	197
Identification of EMI Induced Changes During the Design of ICs using a Post-Processing Framework <i>D. Zupan, B. Deutschmann</i> Institute of Electronics (IFE), Graz University of Technology, Graz, Austria, Austria	201

Very Large Scale Reliability

A new Method for the Analysis of Radiation-induced Effects in 3D VLSI Face-to-Back LUTs

L. Sterpone, L. Bozzoli, C. De Sio, B. Du, S. Azimi

Politecnico di Torino, Italy

205

A Fluctuation Model of a HfO₂ RRAM Cell for Memory Circuit Designs

F. Zhang¹, L. Li², C. Fang², W. Ba², Q. Huo¹

¹Institute of Microelectronics, Chinese Academy of Sciences, China, ²School of Electronic and Information Engineering, Beijing Jiaotong University, Beijing, P.R. China, China

209

Long-Term Reliability Management For Multitasking GPGPUs

Z. Sun, T. Kim, M. Chow, S. Peng, H. Zhou, H. Kim, D. Wong, S. Tan

University of California, Riverside, United States

213

Dynamic Reliability Management for Multi-Core Processor Based on Deep Reinforcement Learning

Z. Sun, H. Zhou, S. Tan

University of California, Riverside, United States

217

MEMS & Heterogeneous Systems: Which Design Tools and Methodologies are Missing?

Parasitic Extraction Methodology for MEMS Sensors with Active Devices

A. Hald¹, R. Wolf², J. Seelhorst³, J. Scheible⁴, J. Lienig⁵, S. Tibus³, M. Schwarz³

¹Robert Bosch GmbH, Germany, ²Bosch Sensortec GmbH, Germany, ³Automotive Electronics, Robert Bosch GmbH, Germany, ⁴Reutlingen University, Germany, ⁵Dresden University, Germany

221

Efficient Design and Layout of Capacitive 3D Accelerometer

S. Michael¹, R. Sommer²

¹IMMS, Germany, ²Ilmenau University of Technology, Germany

225

Variability and Aging

Experimental Characterization of Time-Dependent Variability in Ring Oscillators

J. Nunez¹, E. Roca¹, R. Castro Lopez², J. Martin Martinez³, R. Rodriguez³, M. Nafria³, F. Fernandez¹

¹Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Spain, ²Instituto de Microelectrónica de Sevilla, IMSE-CNM-CSIC, Spain, ³Universitat Autònoma de Barcelona (UAB), Spain

229

Charge-Based Model for Reliability Analysis Flow of Flip Flops under Process Variation and Aging

M. Taddiken¹, S. Paul², D. Peters-Drolshagen³

¹University of Bremen, Germany, ²University Bremen, Germany, ³Universität Bremen, Germany

233

Modeling the Dependencies between Circuit and Technology Parameters for Sensitivity Analysis using Machine Learning Techniques

E. Sandru¹, C. Burileanu¹, D. Emilian², A. Buzo², G. Pelz²

¹University Politehnica of Bucharest, Romania, ²Infineon Technologies, Germany

237

An IC Array for the Statistical Characterization of Time-Dependent Variability of Basic Circuit Blocks

R. Castro Lopez¹, P. Martín Lloret², J. Nunez², E. Roca², J. Martin Martinez³, R. Rodriguez⁴, M. Nafria³, F. Fernandez²

¹Instituto de Microelectrónica de Sevilla, IMSE-CNM-CSIC, Spain, ²Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Spain, ³Universitat Autònoma de Barcelona, Spain, ⁴Universitat Autònoma de Barcelona, Spain

241

Post-Silicon Validation of Yield-Aware Analog Circuit Synthesis <i>E. Afacan¹, G. Berkol², G. Dunder³</i> ¹ Kocaeli University, Turkey, ² Eindhoven University of Technology, Netherlands, ³ Bogazici University, Turkey	245
System-Level Methodologies	
Noise leakage suppression in VCO-based $\Sigma\Delta$-modulators excited by modulated signals <i>D. Peumans, P. Bronders, G. Vandersteen</i> Vrije Universiteit Brussel, Belgium	249
Symbolic Top-down Design Methodology of a Quadrature Bandpass Delta Sigma Modulator <i>O. Hanay, R. Negra</i> RWTH Aachen University, Germany	253
PLL Real Number Modeling in SystemVerilog <i>M. Louis, M. Dessouky, A. Salem</i> Mentor, A Siemens Business, Egypt	257
Architectural Analysis of a Novel Closed-Loop VCO-Based 1-1 Sturdy MASH Sensor-to-Digital Converter <i>E. Sacco¹, J. Vergauwen², G. Gielen¹</i> ¹ Katholieke Universiteit Leuven, Belgium, ² Melexis, Belgium	261
Modeling Power Supply Noise Effects for System-Level Simulation of $\Delta\Sigma$ -ADCs <i>J. Meier¹, F. Speicher, C. Beyerstedt, T. Saalfeld¹, G. Boronowsky¹, R. Wunderlich¹, S. Heinen¹</i> ¹ IAS RWTH Aachen University, Germany	265
Poster Session	
Spiral Generation And Its Implication On Automatic Bi-Terminal Devices Circuits Drawing <i>C. Onete¹, M. Onete²</i> ¹ NXP Semiconductors, Netherlands, ² Universite de Limoges, France	269
Simulation Comparision of Frequency Estimation Methods Applied for Power Control in Renewable Energy Systems <i>J. Borkowski, D. Kania</i> Wroclaw University of Science and Technology, Poland	273
A Reliable and Fast ANN Based Behavioral Modeling Approach for GaN HEMT <i>A. Khusro¹, S. Husain¹, M. Hashmi², M. Auyenur², A. Ansari¹</i> ¹ Jamia Millia Islamia University, India, ² Nazarbayev University, Kazakhstan	277
Baseband Equivalent Modelling Approach for Analog Linear Transfer Functions in Event-driven Simulations <i>C. Beyerstedt¹, F. Speicher¹, J. Meier², R. Wunderlich¹, S. Heinen¹</i> ¹ RWTH Aachen University, Germany, ² IAS RWTH Aachen University, Germany	281
Hard and Soft Constraints for Multi-objective Analog IC Sizing Optimization <i>N. Lourenço¹, E. Moutaye², R. Martins¹, A. Canelas¹, R. Pova³, N. Horta¹</i> ¹ Instituto de Telecomunicações, Instituto Superior Técnico – ULisbon, Portugal, ² Thales Alenia Space, France, ³ Instituto de Telecomunicações, Portugal	285
FPGA Based Modelling of an ADPLL Network <i>C. Dooley¹, E. Blokhina¹, B. Mulkeen¹, D. Galayko²</i> ¹ University College Dublin, Ireland, ² LIP6 Lab, Sorbonne Université, France	289
Self-improvement of OPamp parameters using Q-Learning <i>N. Takai, M. Fukuda, M. Saruta</i> Gunma University, Japan	293