2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS 2019)

Rhodes, Greece 1 – 3 July 2019



IEEE Catalog Number: ISBN:

CFP19OLT-POD 978-1-7281-2491-9

Copyright \odot 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number: CFP19OLT-POD ISBN (Print-On-Demand): 978-1-7281-2491-9 ISBN (Online): 978-1-7281-2490-2

ISSN: 1942-9398


Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com





Hotel Rodos Palace, Rhodes Island, Greece, July 1-3, 2019

Technical Papers

Session 1	sion 1 Soft Errors			
Date/Time		Monday, 1 July 2019 / 10:15 – 11:15 hrs		
Moderator		S.Hellebrand (U Paderborn)		
1.1	Tristate-Inverter Flip Flop in a 65 nm Thin BOX FDSOI Process Mitsunori Ebara, Kodai Yamada, Jun Furuta and Kazutoshi Kobayashi			
1.3	Thomas Lange, Aneesh Balakrishnan, Maximilien Glorieux, Dan Alexandrescu and Luca Sterpone Selective Fault Tolerance by Counting Gates with Controlling Value Anselm Breitenreiter, Stefan Weidling, Oliver Schrape, Steffen Zeidler, Pedro Reviriego and Milos Krstic			
Session 2		Failure and Fault Analysis		
Date/Time		Monday, 1 July 2019 / 10:15 – 11:15 hrs		
Moderator	r	O.Unsal (BSC)		
2.1	S. Mhamdi, A. Virazel, P. Girard, A. Bosio, E. Auvray, E. Faehn and A. Ladhar			
2.3	Stuck-at-OFF Fault Analysis in Memristor-Based Architecture for Synchronization Manuel Escudero, Ioannis Vourkas and Antonio Rubio			
Session 3		Posters		
Date/Time		Monday, 1 July 2019 / 11:15 – 12:15 hrs		
3.1	Systems	fety Certification Implications for Complex Multi-Core Processor based Avionics havale, Riccardo Mariani and Michael Paulitsch		
3.2	A Design for Testability Method for k-Cycle Capture Test Generation Yuta Ishiyama, Toshinori Hosokawa and Hiroshi Yamazaki			
3.3	An Efficient SAT-attack Algorithm against Logic Encryption Yusuke Matsunaga and Masayoshi Yoshimura			
3.4				



		jection based on Dynamic HDL Slicing Technique baba, Maksim Jenihhin, Jaan Raik and Christian Sauer	52
Accurate Power An		tion on Anomaly Behavior Detection for Low-Cost Micro-Controllers Utilizing Analysis Kiyoshi Chikamatsu and Nozomu Togawa	54
3.7		nd Simulation of Memristor based Gas Sensors val, Anu Bala, Vishal Gupta, Marco Ottavi, Eugenio Martinelli and Abusaleh Jabir	58
		Tradeoffs between Performance and Lifetimes of Integrated Circuits uncis Wolff, Chris Papachristou and Steve Clay	60
3.9	Implementation of Reversible Gates Sajjad Parvin and	of CMOS Logic Circuits with Perfect Fault Detection Using Preservative Mustafa Altun	64
Special Se	ession S1	Reliability Simulation from Device to Circuit Level	
Date/Time	e	Monday, 1 July 2019 / 12:15 – 13:15 hrs	
Organizei	rs/Moderators	F.Cacho, A.Michard (STMicroelectronics)	
\$1.1 \$1.2 \$1.3	Hussam Amrouch, Victor M. van Santen, Om Prakash, Hammam Kattan, Sami Salamin, Simon Thomann and Jörg Henkel Global and Local Process Variation Simulations in Design for Reliability approach Audrey Michard, Florian Cacho, Damien Celeste and Xavier Federspiel		68 72 76
	Edoardo Ceccarel	li, Kevin Manning, Giuseppe Macera, Dennis Dempsey and Colm Heffernan	70
Special Se	ession S2	Memory Robustness	
Date/Time	e	Monday, 1 July 2019 / 12:15 – 13:15 hrs	
Organize	r/Moderator	G.Harutyunyan (Synopsys) D.Alexandrescu (iRoC)	
S2.1	Ratio	achieve Necessary FIT Rate while Maintaining Area, Power and Performance	N/A
		Fault Modeling and Test Generation for STT-MRAM noi, M. B. Tahoori, H. Grigoryan and G. Tshagharyan	80
S2.3 Tuning BIST Arch		chitecture via Fault Prediction Mechanism Shoukourian and Y.Zorian	N/A



Session 4 Accelera		Accelera	ators	
Date/Time	e	Monday	, 1 July 2019 / 14:30 – 15:30 hrs	
Moderato	r	HJ.Wu	inderlich (U Stuttgart)	
				84
4.1			ient FPGA-based LDPC Decoder Architecture a and Gabriel L. Nazar	04
4.2			rse Redundancy on GPUs for Autonomous Driving Platforms das Kosmidis, Carles Hernandez and Jaume Abella	90
4.3			Faults in Pipeline Registers of GPGPUs: A Multi-kernel Approach Condia and Matteo Sonza Reorda	97
Session 5		Hardwa	re Security	
Date/Time	e	Monday	, 1 July 2019 / 14:30 – 15:30 hrs	
Moderato	r	M.Mich	ael (U Cyprus)	
5.1	Byte-sliced Cipher Implementations Ehsan Aerabi, Athanasios Papadimitriou and David Hely		Implementations nasios Papadimitriou and David Hely e Trojan Emulation Environment for Microprocessor-based Systems Luca Cassano, Ivan Montalbano, Giampiero Repole, Andrea Zanetti and Giorgio Di	103 109
5.3			of the Challenge in Physically Unclonable Functions u, Giorgio Di Natale, Mohd Syafiq Mispan and Basel Halak	113
Special Se	ession S3		Resilient and Secure Mixed-Signal/RF Circuits and Systems	
Date/Time	e		Monday, 1 July 2019 / 15:45 – 16:45 hrs	
Organizers/Moderators		·s	A.Chatterjee (Georgia Tech.)	
S3.1			elf-Healing Biomorphic Sensor Technology and David Cheneler	121
S3.2			Industrial Mixed-signal Circuits and M.Mammasse	N/A
S3.3			125	




Special Session S4 Modern		Modern	Hardware Margins: CPUs, GPUs, FPGAs: System-Level Studies	
Date/Time Monday		Monday	, 1 July 2019 / 15:45 – 16:45 hrs	
S4	S4 Modern Hardware Margins: CPUs, GPUs, FPGAs Recent System-Level Studies Dimitris Gizopoulos, George Papadimitriou, Athanasios Chatzidimitriou, Vijay Janapa Reddi, Jingwel Leng, Behzad Salami, Osman S. Unsal and Adrian Cristal Kestelman			
Special So	ession S5		Cost-Effective Resilience-I: Advanced Cross-Layer Analysis and Optimization Techniques	
Date/Time			Monday, 1 July 2019 / 17:15 – 18:15 hrs	
Organize	rs/Moderato	ors	M.Shafique (TU Wien) P.Kindt (TU Munich)	
S5.1	Resiliency Jacob A. A		s on Next Generation Critical Embedded Systems	
S5.2			d Soft Error Mitigation Jointly under Constrained Scenarios in Multi-Cores neen Rehman and Muhammad Shafique	
S5.3			or Early Cross-layer Reliability Analysis and Design Space Exploration Alessandro Savino, Alberto Carelli and Stefano Di Carlo	
S5.4	Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-Energy-En		esilience for On-Chip Systems	
Special So	ession S6		Hardware Security for Emerging Applications	
Date/Tim	e		Tuesday, 2 July 2019 / 08:30 – 09:30 hrs	
Organizers/Moderators		ors	M.Maniatakos (NUYAD) R.Karri (NYU)	
			other Dimension Toward Hardware Security twik Patnaik and Ozgur Sinanoglu	
			Microfluidic Design Methods Aid Bio-Intellectual Property Protection? Sukanta Bhattacharjee, Yong-Ak Song, Krishnendu Chakrabarty and Ramesh	
			eted Tool for Cyber Security yan Rajput and Michail Maniatakos	



Special Session S7			Memristors: The Missing Applications Found	
Date/Time			Tuesday, 2 July 2019 / 08:30 – 09:30 hrs	
Organizers/Moderators		ors	M.Ottavi (U Rome Tor Vergata) A.Jabir (Oxford Brookes U)	
S7	S7 The Missing Applications Found: Robust Design Techniques and Novel Uses of Memristors Marco Ottavi, Vishal Gupta, Saurabh Khandelwal, Shahar Kvatinsky, Jimson Mathew, Eugenio Martinelli and Abusaleh Jabir		159	
Session 6		Error Co	orrecting Codes	
Date/Time	e	Tuesday	7, 2 July 2019 / 09:45 – 10:45 hrs	
Moderato	r	N.Foutr	is (U Manchester)	
6.3 A	Paul-Patrick Nordmann and Michael Goessel		171 176	
Session 7 Date/Time		Attacks	2.1.1. 2010 /00.4510.451	
Moderato		R.Canal	, 2 July 2019 / 09:45 – 10:45 hrs (UPC)	
7.1	Adversari Faiq Khali and Muhai	al Attack id, Hassar mmad Sha	n Ali, Hammad Tariq, Muhammad Abdullah Hanif, Semeen Rehman, Rehan Ahmed yfique	182
7.2			Data-Unaware Imperceptible Security Attacks on Deep Neural Networks Inmad Abdullah Hanif, Semeen Rehman, Rehan Ahmed and Muhammad Shafique	188
7.3	LED Alert: Supply Chain Threats for Stealthy Data Exfiltration in Industrial Control Systems Dimitrios Tychalas, Anastasis Keliris and Michail Maniatakos		194	



Special Session S8		Cost-Effective Resilience-II: Reliable Edge Computing
Date/Time		Tuesday, 2 July 2019 / 11:15 – 12:15 hrs
Organizer/Moderator		M.Shafique (TU Wien)
S8.1		re Task Allocation Latency Optimization in Edge Computing npris, Maria K. Michael and Theocharis Theocharides
S8.2	Towards Scalab	le Lifetime Reliability Management for Dark Silicon Manycore Systems /ivek Chaturvedi, Amit K. Singh, Thambipillai Srikanthan and Muhammad Shafique
S8.3		eliable Communication for the IoT and Samarjit Chakraborty
Special S	ession S9	Advance Radiation-Hard Circuits and Systems - Design and Implementation
Date/Tim	e	Tuesday, 2 July 2019 / 15:00 – 16:00 hrs
Organize	r/Moderator	Z.Stamenkovic, M.Krstic (IHP)
S9.2 Recipes to Build Cristiano Calliga S9.3 A Radiation Tol		vic, Yuanqing Li, Zoran Stamenkovic, Milos Krstic and Rolf Kraemer I-up a Rad-hard CMOS Memory Aro and Umberto Gatti Ierant 10/100 Ethernet Transceiver for Space Applications viter, Jesús López, Pedro Reviriego, Milos Krstic, Úrsula Gutierro, Manuel Sánchez- iel González
Special S	ession S10	Design for Robustness vs Design for Low Power
Date/Tim	e	Wednesday, 3 July 2019 / 08:30 – 09:30 hrs
Organizer/Moderator		P.Girard (<i>LIRMM</i>)
S10.1 Energy-quality S Energy Scaling M.Alioto		Scaling Beyond Conventional Variation-aware Digital Design for Continued
		nflicting Goals of Low-Power and Resiliency Using Emerging Memories varajan, Mohammad Nasim Imtiaz Khan, Sina Sayyah Ensan, Abdullah Ash-Saki and
S10.3 Variation-Resilie Bing-Chen Wu an		ent Design Techniques for Energy-Constrained Systems



Session 8		Posters			
Date/Time		Wednesday, 3 July 2019 / 09:30 – 10:30 hrs			
8.1		neration Method based on k-Cycle Testing for Finite State Machines shita, Toshinori Hosokawa and Hideo Fujiwara	232		
8.2	Total Ioniz	Total Ionizing Dose Effects by Alpha Irradiation on Circuit Performance and SEU Tolerance in thin BOX FDSOI Process Takashi Yoshida, Kazutoshi Kobayashi and Jun Furuta			
8.3	PASCAL:	Timing SCA Resistant Design and Verification Flow , Maksim Jenihhin, Jaan Raik and Kolin Paul	239		
8.4		rection Coding of Stochastic Numbers Using BER Measurement kawa, Masashi Tawada, Masao Yanagisawa and Nozomu Togawa	243		
8.5		oop of Image Correction based on Detection and Self-Healing of Defective Pixels data Tchendjou and Emmanuel Simeu	247		
8.6		Scan through Plain-text Restriction Ahlawat, Kailash Ahirwar, Jaynarayan Tudu, Masahiro Fujita and Virendra Singh	251		
8.7		imulation-Based Approach for ISO 26262 Hazard Analysis and Risk Assessment Violante, V. Dodde, R. Gnaniah and L. Pecorella	253		
8.8		ent Methodology for ISO26262 Functional Safety Verification Augusto da Silva, Ahmet Cagri Bagbaba, Said Hamdioui and Christian Sauer			
Session 9		Aging/Wearout			
Date/Time		Wednesday, 3 July 2019 / 10:30 – 11:30 hrs			
Moderator		B Becker (U Freiburg)			
9.1	Shu-han H	tion of Failure Modes for Circuit Samples with Confounded Causes of Failure (su, Ying-Yuan Huang, Kexin Yang and Linda Milor	257		
9.2		AR: In-situ, Cost-Effective Razor Flip-Flop Deployment for Aging Resilience g Wu, Wei-Tao Huang and Chiao-Yang Huang	263		
9.3		n of Oxide Breakdown Effects by Fault Injection ndionigi and Olivier Heron	269		



Session 10		Power Issues
Date/Time		Wednesday, 3 July 2019 / 10:30 – 11:30 hrs
Moderato	r	C.Lopez Ongil (UC3M)
10.1	10.1 Run-time Detection and Mitigation of Power-Noise Viruses Vasileios Tenentes, Shidhartha Das, Daniele Rossi and Bashir M. Al-Hashimi	
10.2	·	on Retention Time and Adaptive Refresh in Embedded DRAMs with Aging Benefits and Najdi, Daniele Rossi and Vasileios Tenentes
10.3 iATPG: Instruction-level Automatic Test Program Generation for Vulnerabilities under DVFS attack Kuozhong Zhang, Junying Huang, Jing Ye, Xiaochun Ye, Da Wang, Dongrui Fan, Huawei Li, Xiaowei Li and Zhimin Zhang		
Session 11		Timing Issues
Date/Time	;	Wednesday, 3 July 2019 / 11:45 – 12:45 hrs
Moderato	r	Y.Tsiatouhas (U Ioannina)
11.2	Lembit Jürimägi, Raimund Ubar, Maksim Jenihhin, Jaan Raik, Sergei Devadze and Adeboye Stephen Oyeniran	
Session 12		Error and Attack Detection
Date/Time		Wednesday, 3 July 2019 / 11:45 – 12:45 hrs
Moderator		A.Hatzopoulos (Aristotle U Thessaloniki)
Correlation		Errors in Convolutional Neural Networks Using Inter Frame Spatio-Temporal on Interpolation of the Interpolation of
12.2	12.2 Hierarchical Check Based Detection and Diagnosis of Sensor-Actuator Malfunction in Autonomous Systems: A Quadcopter Study Md Imran Momtaz and Abhijit Chatterjee	
12.3	· · ·	