

2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI 2019)

**Sao Paulo, Brazil
26 – 30 August 2019**



IEEE Catalog Number: CFP19237-POD
ISBN: 978-1-7281-2403-2

**Copyright © 2019, Association for Computing Machinery (ACM)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19237-POD
ISBN (Print-On-Demand):	978-1-7281-2403-2
ISBN (Online):	978-1-4503-6844-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Paper Title - Authors
PHICC: An Error Correction Code For Memory Devices...1 Authors: Philippe Magalhães, Otávio Alcântara and Jarbas Silveira
Lightweight Security Mechanisms for MPSoCs...7 Authors: Anderson Sant'Ana, Henrique Medina, Kevin Fiorentin and Fernando Moraes
Exploiting Approximate Computing for Low-Cost Fault Tolerant Architectures...13 Authors: Gennaro Rodrigues, Juan Fonseca, Fabio Benevuti, Fernanda Kastensmidt and Alberto Bosio
Fine-grain Temperature Monitoring for Many-Core Systems...19 Authors: Alzemiro Henrique Lucas da Silva, André Luís del Mestre Martins and Fernando Moraes
An Adaptive Discrete Particle Swarm Optimization for Mapping Real-Time Applications onto Network-On-Chip based MPSoCs....25 Authors: Jessé Barros, Carlos Humberto Llanos and Renato Sampaio
Exploring Tabu Search Based Algorithms for Mapping and Placement in NoC-based Reconfigurable Systems...31 Authors: Guilherme Apolinário Silva Novaes, Wang Jiang Chau and Luiz Carlos Moreira
Performance Evaluation of HEVC RCL Applications Mapped onto NoC-Based Embedded Platforms...37 Authors: Wagner Penny, Daniel Palomino, Marcelo Schiavon Porto, Bruno Zatt and Leandro Indrusiak
An FPGA-based evaluation platform for energy harvesting embedded systems...43 Authors: Roberto Alcantara Filho, Otávio Alcântara and Corneli Furtado Junior
A Comparison of Two Embedded Systems to Detect Electrical Disturbances Using Decision Tree Algorithm...49 Authors: Reneilson Santos, Edward David Moreno and Carlos Estombelo-Montesco
FPGA hardware linear regression implementation using fixed-point arithmetic..55 Authors: Willian de Assis Pedrobon Ferreira, Ian Grout and Alexandre César Rodrigues da Silva
New Insight for next Generation SRAM: Tunnel FET versus FinFet for Different Topologies...61 Authors: Adriana Arevalo, Romain Liautard, Daniel Romero, Lionel Trojman and Luis-Miguel Procel-Moya
DNAr-Logic: A constructive logic DNA circuit design library in R language for Molecular Computing...67 Authors: Renan Marks, Daniel Kneipp, Marcos Guterres, Poliana Oliveira and Omar Neto
Finding Optimal Qubit Permutations for IBM's Quantum Computer Architectures...73 Authors: Alexandre Araujo Amaral de Almeida, Gerhard W. Dueck and Alexandre C. R. da Silva

Hardware Implementation of a Shape Recognition Algorithm based on Invariant Moments...79

Authors: Clement Raffaitin, Juan-Sebastian Romero, Lionel Trojman and Luis-Miguel Procel-Moya

A Custom Processor for an FPGA-based Platform for Automatic License Plate Recognition...84

Authors: Guilherme Augusto Mariano Sborz, Guilherme Augusto Pohl, Felipe Viel and Cesar Zeferino

Hardware Design of DC/CFL Intra-Prediction Decoder for the AV1 Codec...90

Authors: Jones Goebel, Luciano Agostini, Bruno Zatt and Marcelo Schiavon Porto

Approximate Interpolation Filters for the Fractional Motion Estimation in HEVC Encoders and their VLSI Design...96

Authors: Rafael da Silva, Ícaro Siqueira and Mateus Grellert

An SVM-based Hardware Accelerator for Onboard Classification of Hyperspectral Images...102

Authors: Lucas Martins, Guilherme Augusto Mariano Sborz, Felipe Viel and Cesar Zeferino

A sub-1mA Highly Linear Inductorless Wideband LNA with Low IP3 Sensitivity to Variability for IoT Applications...108

Authors: Arthur Costa, Hamilton Klimach and Sergio Bampi

Comparison between Direct and Indirect Learnings for the Digital Pre-distortion of Concurrent Dual-band Power Amplifiers...114

Authors: Luis Schuartz, Artur Hara, André Mariano, Bernardo Leite and Eduardo Lima

Interactive Evolutionary Approach to Reduce the Optimization Cycle Time of a Low Noise Amplifier ...119

Authors: Rodrigo Moreto, Douglas Rocha, Carlos Thomaz, André Mariano and Salvador Gimenez

An Innovative Strategy to Reduce Die Area of Robust OTA by using iMGTSPICE and Diamond Layout Style for MOSFETs...125

Authors: José Roberto Banin Júnior, Rodrigo Moreto, Gabriel Augusto da Silva, Carlos Eduardo Thomaz and Salvador Gimenez

NMLSim 2.0: A robust CAD and simulation tool for in-plane Nanomagnetic Logic based on the LLG equation (SBCCI best paper candidate)...131

Authors: Lucas Augusto Lascasas Freitas, João Guilherme Nizer Rahmeier, Omar Paranaíba Vilela Neto and Luiz Guilherme C. Melo

Ropper: A Placement and Routing Framework for Field-Coupled Nanotechnologies...137

Authors: Ruan Evangelista Formigoni, Ricardo Ferreira and José Augusto Nacif

Toward Nanometric Scale Integration: An Automatic Routing Approach for NML Circuits...143

Authors: Pedro Silva, Omar Vilela Neto and José Augusto Nacif

Energy efficient fJ/spike LTS e-Neuron using 55-nm node (SBCCI best paper candidate)...149

Authors: Pietro Maris Ferreira, Nathan De Carvalho, Geoffroy Klisnick and Aziz Benlarbi-Delai

CMOS four-quadrant multiplier free of voltage reference generators...155

Authors: Antonio Sousa, Fabian Andrade, Hildeloi dos Santos, Gabriele Gonçalves, Maicon Deivid Pereira, Edson Santana and Ana Cunha

Amplifier-based MOS Analog Neural Network Implementation and Weights**Optimization...161**

Authors: Tiago Weber, Diogo Labres and Fabian Cabrera

Reduction of Neural Network Circuits by Constant and Nearly Constant Signal**Propagation...167**

Authors: Augusto Berndt, Paulo Butzen, André Reis and Alan Mishchenko

A FPGA Parameterizable Multi-Layer Architecture for CNNs...173

Authors: Guilherme Korol and Fernando Moraes

Design of a low power 10-bit 12MS/s asynchronous SAR ADC in 65nm CMOS..179

Authors: Arthur Campos, João Soares Júnior and Maximiliam Luppe

A new algorithm for an incremental sigma-delta converter reconstruction filter185Authors: li huang, Caroline Lelandais-Perrault, Anthony Kolar and Philippe
Bénabès**Behavioral Modeling of a Control Module for an Energy-investing Piezoelectric Harvester...191**

Authors: Tales Bortolin, Joao Baptista dos Santos Martins and Andre Luiz Aita

An IR-UWB pulse generator using PAM modulation with adaptive PSD in 130nm CMOS process...196

Authors: Luiz Carlos Moreira, José Fontebasso Neto, Walter Silva Oliveira, Thiago Ferauche, Guilherme Heck, Ney Laert Vilar Calazans and Fernando Moraes