

2019 IEEE 4th International Verification and Security Workshop (IVSW 2019)

**Rhodes Island, Greece
1 – 3 July 2019**



**IEEE Catalog Number: CFP19G73-POD
ISBN: 978-1-7281-2672-2**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19G73-POD
ISBN (Print-On-Demand):	978-1-7281-2672-2
ISBN (Online):	978-1-7281-2671-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2019 4th IEEE International Verification and Security Workshop (IVSW)

Hotel Rodos Palace,
Rhodes Island, Greece, July 1-3, 2019



Technical Papers

Using Hardware Performance Counters to Detect Control Hijacking Attacks00000008

Miao Yu, Basel Halak and Mark Zwolinski

On a Low Cost Fault Injection Framework for Security Assessment of Cyber-Physical Systems: Clock Glitch Attacks00000009

Zahra Kazemi, Athanasios Papadimitriou, Ioanna Souvatzoglou, Ehsan Aerabi, Mosabbah Mushir Ahmed, David Hely and Vincent Beroulle

Nonlinear Product Codes for Reliability and Security00000005

Batya Karp, Ofer Amrani and Osnat Keren

Two-Stage Architectures for Resilient Lightweight PUFs00000003;

Haibo Su, Basel Halak and Mark Zwolinski

On the Reliability of the Ring Oscillator Physically Unclonable Functions00000004

Honorio Martin, Elena-Ioana Vatajelu, Giorgio Di Natale and Osnat Keren

A Two-Flights Mutual Authentication for Energy-Constrained IoT Devices00000005

Yildiran Yilmaz and Basel Halak

Secure Design Flow of FPGA Based RISC-V Implementation00000005

Ali Shuja Siddiqui, Geraldine Shirley, Shreya Bendre, Girija Bhagwat, Jim Plusquellic and Fareena Saqib

A Comprehensive Approach to a Trusted Test Infrastructure00000006

Marc Merandat, Vincent Reynaud, Emanuele Valea, Jerome Quevremont, Nicolas Valette, Paolo Maistri, Regis Leveugle, Marie-Lise Flottes, Sophie Dupuis, Bruno Rouzeyre and Giorgio Di Natale

Restricting Switching Activity Using Logic Locking to Improve Power Analysis-Based Trojan Detection00000006;

Arash Nejat, Zahra Kazemi, Vincent Beroulle, David Hely and Mahdi Fazeli

Verification of Physical Chip Layouts Using GDSII Design Data00000007

Aayush Singla, Bernhard Lippmann and Helmut Graeb

Dynamic Adjustment of Test-Sequence Duration for Increasing the Functional Coverage00000008

Zacharias Takakis, Dimitrios Mangiras, Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos

Electroforming-free Memristors for Hardware Security Primitives00000008

Nan Du, Mahdi Kiani, Xianyue Zhao, Danilo B rger, Oliver G. Schmidt, Ramona Ecke, Stefan E. Schulz, Heidemarie Schmidt and Ilia Polian