

# **2019 IEEE International Test Conference India (ITC India 2019)**

**Bangalore, India  
21 – 23 July 2019**



**IEEE Catalog Number: CFP19N34-POD  
ISBN: 978-1-7281-0574-1**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19N34-POD
ISBN (Print-On-Demand):	978-1-7281-0574-1
ISBN (Online):	978-1-7281-0573-4

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>IMPROVED DIAGNOSIS METHODOLOGY FOR MULTI-DEFECT SCENARIOS IN HIGH COMPRESSION SCAN BASED DESIGNS .....</b>	<b>1</b>
<i>Bharath Nandakumar ; Anil Malik ; Atul Chhabra ; Sameer Chillarige ; Wilson Pradeep ; Prakash Narayanan</i>	
<b>HIGH THROUGHPUT CHAIN DIAGNOSIS METHODOLOGY WITH MINIMAL FAILURE DATA COLLECTION .....</b>	<b>11</b>
<i>Sameer Chillarige ; Anil Malik ; Atul Chhabra ; Bharath Nandakumar ; Kanika Kanwal</i>	
<b>TEST COST REDUCTION THROUGH INCREASE IN MULTI-SITE TESTING WITH REDUCED SCAN-OUT PINS .....</b>	<b>20</b>
<i>Jaidev Shenoy ; Kelly Ockunzzi ; Kushal Kamal ; Virendra Singh</i>	
<b>DEMONSTRATION OF ON-CHIP TEST DECOMPRESSION FOR EDT USING BINARY ENCODED NEURAL AUTOENCODERS .....</b>	<b>25</b>
<i>Philemon Daniel ; Shaily Singh ; Garima Gill ; Anshu Gangwar ; Bargaje Ganesh ; Kaushik Chakrabarti</i>	
<b>LEVERAGING IEEE 1850 PSL AND MIXED-SIGNAL ASSERTIONS FOR POST-SILICON VERIFICATION OF AUTOMOTIVE POWER DEVICES .....</b>	<b>32</b>
<i>Thomas Nirmaier ; Manuel Harrant ; Bjoern Eversmann ; Georg Pelz</i>	
<b>APPLICATIONS OF TEST TECHNIQUES FOR IMPROVING SILICON TO PRE-SILICON TIMING CORRELATION .....</b>	<b>38</b>
<i>Reecha Jajodia ; Jaison Kurien ; Kevin Zhou ; Tezaswi Raja ; P. Manikandan ; Kartik Joshi ; Prashant Singh ; Vinayak Srinath ; J. E. Colburn ; Sarvesh Sharma</i>	
<b>DEBUG FOR ROOT CAUSING SNR DEGRADATION DUE TO DITHER IN HIGH PERFORMANCE ADC .....</b>	<b>46</b>
<i>Himanshu Varshney ; Nagarajan Vishwanathan ; Rajendrakumar Joish</i>	
<b>HYBRID EMULATION APPROACH IN ISO 26262 COMPLIANT UNIT TEST PROCESS .....</b>	<b>53</b>
<i>Narendra Varma Alluri ; Pradeep Reddy Sykam ; Harish Narayanaswamy</i>	
<b>A HIERARCHICAL APPROACH TO SELF-TEST, FAULT-TOLERANCE AND ROUTING SECURITY IN A NETWORK-ON-CHIP .....</b>	<b>60</b>
<i>C. P. Ravikumar ; S. Kendaganna Swamy ; B. V. Uma</i>	
<b>GPU-HBM SIP INTERCONNECT LINK TEST AND REPAIR .....</b>	<b>66</b>
<i>Amanulla Khan ; Himakiran Kodihalli ; Thenappan Nachiappan ; Sreekar Sreesailam ; Seth Chou ; Colin Lee</i>	
<b>Author Index</b>	