## 2019 IEEE International Test Conference India (ITC India 2019)

Bangalore, India 21 – 23 July 2019



IEEE Catalog Number: CFP19N34-POD ISBN: 978-1-7281-0574-1

## Copyright $\odot$ 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP19N34-POD

 ISBN (Print-On-Demand):
 978-1-7281-0574-1

 ISBN (Online):
 978-1-7281-0573-4

## **Additional Copies of This Publication Are Available From:**

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



## TABLE OF CONTENTS

IMPROVED DIAGNOSIS METHODOLOGY FOR MULTI-DEFECT SCENARIOS IN HIGH	
COMPRESSION SCAN BASED DESIGNS	1
Bharath Nandakumar ; Anil Malik ; Atul Chhabra ; Sameer Chillarige ; Wilson Pradeep ; Prakash Narayanan	
HIGH THROUGHPUT CHAIN DIAGNOSIS METHODOLOGY WITH MINIMAL FAILURE	
DATA COLLECTION	11
Sameer Chillarige ; Anil Malik ; Atul Chhabra ; Bharath Nandakumar ; Kanika Kanwal	
TEST COST REDUCTION THROUGH INCREASE IN MULTI-SITE TESTING WITH REDUCED	
SCAN-OUT PINS	20
Jaidev Shenoy ; Kelly Ockunzzi ; Kushal Kamal ; Virendra Singh	
DEMONSTRATION OF ON-CHIP TEST DECOMPRESSION FOR EDT USING BINARY	
ENCODED NEURAL AUTOENCODERS	25
Philemon Daniel; Shaily Singh; Garima Gill; Anshu Gangwar; Bargaje Ganesh; Kaushik Chakrabarti	
LEVERAGING IEEE 1850 PSL AND MIXED-SIGNAL ASSERTIONS FOR POST-SILICON	
VERIFICATION OF AUTOMOTIVE POWER DEVICES	32
Thomas Nirmaier ; Manuel Harrant ; Bjoern Eversmann ; Georg Pelz	
APPLICATIONS OF TEST TECHNIQUES FOR IMPROVING SILICON TO PRE-SILICON	
TIMING CORRELATION	38
Reecha Jajodia ; Jaison Kurien ; Kevin Zhou ; Tezaswi Raja ; P. Manikandan ; Kartik Joshi ; Prashant Singh ; Vinayak Srinath ; J. E. Colburn ; Sarvesh Sharma	
DEBUG FOR ROOT CAUSING SNR DEGRADATION DUE TO DITHER IN HIGH	
PERFORMANCE ADC	46
Himanshu Varshney ; Nagarajan Vishwanathan ; Rajendrakumar Joish	
HYBRID EMULATION APPROACH IN ISO 26262 COMPLIANT UNIT TEST PROCESS	53
Narendra Varma Alluri ; Pradeep Reddy Sykam ; Harish Narayanaswamy	
A HIERARCHICAL APPROACH TO SELF-TEST, FAULT-TOLERANCE AND ROUTING	
SECURITY IN A NETWORK-ON-CHIP	60
C. P. Ravikumar ; S. Kendaganna Swamy ; B. V. Uma	
GPU-HBM SIP INTERCONNECT LINK TEST AND REPAIR	66
Amanulla Khan; Himakiran Kodihalli; Thenappan Nachiappan; Sreekar Sreesailam; Seth Chou; Colin Lee	
Author Index	