

2019 IEEE International Test Conference (ITC 2019)

**Washington, DC, USA
9 – 15 November 2019**



**IEEE Catalog Number: CFP19ITC-POD
ISBN: 978-1-7281-4824-3**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19ITC-POD
ISBN (Print-On-Demand):	978-1-7281-4824-3
ISBN (Online):	978-1-7281-4823-6
ISSN:	1089-3539

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

MACHINE LEARNING-BASED DFT RECOMMENDATION SYSTEM FOR ATPG QOR	1
<i>Apik Zorian ; Basim Shanyour ; Milir Vaseekar</i>	
SOC SECURITY VERIFICATION USING PROPERTY CHECKING	8
<i>Nusrat Farzana ; Fahim Rahman ; Mark Tehranipoor ; Farimah Farahmandi</i>	
MEMORY FIT RATE MITIGATION TECHNIQUE FOR AUTOMOTIVE SOCS	18
<i>Gabriele Boschi ; Donato Luongo ; Duccio Lazzarotti ; Hanna Shaheen ; Hayk Grigoryan ; Gurgen Harutyunyan ; Samvel Shoukourian ; Yervant Zorian</i>	
IEEE INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS (AQTR)	24
<i>Szilárd Enyedi ; Liviu Miclea</i>	
ARMENIA: COMMUNICATING TO WORLD COMMUNITY IN ELECTRONIC TEST AND DESIGN	28
<i>Samvel Shoukourian ; Yuri Shoukourian ; Vladimir Sahakyan</i>	
ASIAN TEST SYMPOSIUM - PAST, PRESENT AND FUTURE	31
<i>Michiko Inoue ; Xiaowei Li ; Cheng-Wen Wu</i>	
CHINA TEST CONFERENCE (CTC) - EXTENDING THE GLOBAL TEST FORUM TO CHINA	35
<i>Huawei Li ; Xiaowei Li ; Yinhe Han</i>	
INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS	39
<i>Zoran Stamenkovic ; Alberto Bosio ; Gyorgy Cserey ; Ondrej Novak ; Witold Pleskacz ; Lukas Sekanina ; Andreas Steininger ; Goran Stojanovic ; Viera Stopjakova</i>	
IEEE EUROPEAN TEST SYMPOSIUM (ETS)	43
<i>Stephan Eggensgluß ; Said Hamdioui ; Artur Jutman ; Maria K. Michael ; Jaan Raik ; Matteo Sonza Reorda ; Mehdi Tahoori ; Elena-Ioana Vatajelu</i>	
17TH IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM	47
<i>Yervant Zorian ; Vladimir Hahanov ; Svetlana Chumachenko ; Eugenia Litvinova</i>	
IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST): PAST, PRESENT, AND FUTURE	51
<i>Domenic Forte ; Swarup Bhunia ; Ramesh Karri ; Jim Plusquellic ; Mark Tehranipoor</i>	
INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA) - BRIDGING ITC AND TEST COMMUNITY IN ASIA	55
<i>Kuen-Jong Lee ; Shi-Yu Huang ; Huawei Li ; Tomoo Inoue ; Yervant Zorian</i>	
AN OVERVIEW OF THE INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW)	59
<i>Magdy Abadir ; Sohrab Aftabjahani</i>	
AN OVERVIEW OF THE INTERNATIONAL MICROPROCESSOR/ SOC TEST, SECURITY AND VALIDATION (MTV)WORKSHOP	61
<i>Magdy Abadir ; Sohrab Aftabjahani</i>	
PROGRAMMABLE DAISYCHAINING OF MICROELECTRODES FOR IP PROTECTION IN MEDA BIOCHIPS	63
<i>Tung-Che Liang ; Krishnendu Chakrabarty ; Ramesh Karri</i>	
OPTIMIZED PHYSICAL DFT SYNTHESIS OF UNIFIED COMPRESSION AND LBIST FOR AUTOMOTIVE APPLICATIONS	73
<i>Christos Papameletis ; Vivek Chickermane ; Brian Foutz ; Sarthak Singhal ; Krishna Chakravadhanula</i>	
ADVANCED BURN-IN - AN OPTIMIZED PRODUCT STRESS AND TEST FLOW FOR AUTOMOTIVE MICROCONTROLLERS	79
<i>Chen He</i>	
APPLYING VSTRESS AND DEFECT ACTIVATION COVERAGE TO PRODUCE ZERO-DEFECT MIXED-SIGNAL AUTOMOTIVE ICS	85
<i>Wim Dobbelaere ; Frederik Colle ; Anthony Coyette ; Ronny Vanhooren ; Nektar Xama ; Jhon Gomez ; Georges Gielen</i>	
APPLICATION OF CELL-AWARE TEST ON AN ADVANCED 3NM CMOS TECHNOLOGY LIBRARY	89
<i>Zhan Gao ; Santosh Malagi ; Min-Chun Hu ; Joe Swenton ; Rogier Baert ; Jos Huisken ; Bilal Chehab ; Kees Goossen ; Erik Jan Marinissen</i>	
APPLICATIONS OF HIERARCHICAL TEST	95
<i>Kelly Ockunzzi ; Richard Grupp ; Brion Keller ; Mark Taylor ; Sreekanth Pai ; Greeshma Jayakumar</i>	

VIRTUAL MEMORY STRUCTURES FACILITATING MEMORY BIST INSERTION IN COMPLEX SOCS	101
<i>Tal Kogan ; Yehonatan Aboitbol</i>	
EFFECTIVELY USING MACHINE LEARNING TO EXPEDITE SYSTEM LEVEL TEST FAILURE DEBUG	104
<i>Luis D. Rojas ; Kevin Hess ; Christina Carter-Brown</i>	
SUBTLE ANOMALY DETECTION OF MICROSCOPIC PROBES USING DEEP LEARNING BASED IMAGE COMPLETION	110
<i>Kosuke Ikeda ; Keith Schaub ; Ira Leventhal ; Yiorgos Makris ; Constantinos Xanthopoulos ; Deepika Neethirajan</i>	
EFFICIENCY MEASUREMENT METHOD FOR FULLY INTEGRATED VOLTAGE REGULATORS USED IN 4TH AND 5TH GENERATION INTEL® CORE™ MICROPROCESSORS.....	113
<i>Gerhard Schrom ; Michael J. Hill ; Sarath Makala ; Ravi Sankar Vunnam ; Arun Krishnamoorthy ; Ryan Ferguson</i>	
THE CHALLENGES OF IMPLEMENTING AN MBIST INTERFACE: A PRACTICAL APPLICATION	119
<i>Teresa McLaurin ; Rob Knoth</i>	
HIGH QUALITY TEST METHODOLOGY FOR HIGHLY RELIABLE DEVICES	125
<i>Hao Chen ; Mincent Lee ; Liang-Yen Chen ; Min-Jer Wang</i>	
TESTDNA: NOVEL WAFER DEFECT SIGNATURE FOR DIAGNOSIS AND YIELD LEARNING	131
<i>Andrew Yi-Ann Huang ; Katherine Shu-Min Li ; Cheng-Yen Tsai ; Ken Chau-Cheung Cheng ; Sying-Jyan Wang ; Xu-Hao Jiang ; Leon Chou ; Chen-Shiun Lee</i>	
TEST TIME AND AREA OPTIMIZED BRST SCHEME FOR AUTOMOTIVE ICS	137
<i>Nilanjan Mukherjee ; Daniel Tille ; Mahendar Sapati ; Yingdi Liu ; Jeffrey Mayer ; Sylwester Milewski ; Elham Moghaddam ; Janusz Rajski ; Jędrzej Solecki ; Jerzy Tyszer</i>	
A DECENTRALIZED SCHEDULER FOR ON-LINE SELF-TEST ROUTINES IN MULTI-CORE AUTOMOTIVE SYSTEM-ON-CHIPS	147
<i>Andrea Floridia ; Davide Piumatti ; Annachiara Ruospo ; Ernesto Sanchez ; Sergio De Luca ; Rosario Martorana</i>	
A NEW TEST METHOD FOR THE LARGE CURRENT MAGNETIC SENSORS	157
<i>Toshiyuki Omuro ; Shigeo Nakamura Surname ; Takashi Kimura ; Toshiyuki Omuro</i>	
DEPLOYING A MACHINE LEARNING SOLUTION AS A SURROGATE.....	164
<i>Chuanhe Shan ; Ahmed Wahba ; Li-C. Wang ; Nik Sumikawa</i>	
IMPROVING TEST CHIP DESIGN EFFICIENCY VIA MACHINE LEARNING	174
<i>Zeye Liu ; Qicheng Huang ; Chenlei Fang ; R. D. Blanton</i>	
VIPER: A VERSATILE AND INTUITIVE PATTERN GENERATOR FOR EARLY DESIGN SPACE EXPLORATION.....	184
<i>Gaurav Rajavendra Reddy ; Mohammad-Mahdi Bidmeshki ; Yiorgos Makris</i>	
RESILIENCY OF AUTOMOTIVE OBJECT DETECTION NETWORKS ON GPU ARCHITECTURES	191
<i>Atieh Lotfi ; Saurabh Hukerikar ; Keshav Balasubramanian ; Paul Racunas ; Nirmal Saxena ; Richard Bramley ; Yanxiang Huang</i>	
ON FREEDOM FROM INTERFERENCE IN MIXED-CRITICALITY SYSTEMS: A CAUSAL LEARNING APPROACH	200
<i>Fei Su ; Prashant Goteti ; Min Zhang</i>	
SAFETY DESIGN OF A CONVOLUTIONAL NEURAL NETWORK ACCELERATOR WITH ERROR LOCALIZATION AND CORRECTION.....	210
<i>Zheng Xu ; Jacob Abraham</i>	
CHARACTERIZATION OF LIBRARY CELLS FOR OPEN-CIRCUIT DEFECT EXPOSURE: A SYSTEMATIC METHODOLOGY	220
<i>Sujay Pandey ; Sanya Gupta ; Madhu Sudhan L. ; Suriya Natarajan ; Arani Sinha ; Abhijit Chatterjee</i>	
FAE: AUTOENCODER-BASED FAILURE BINNING OF RTL DESIGNS FOR VERIFICATION AND DEBUGGING.....	230
<i>Cheng-Hsien Shen ; Aaron C.-W. Liang ; Charles C.-H. Hsu ; Charles H.-P. Wen</i>	
COMPACTION OF A FUNCTIONAL BROADSIDE TEST SET THROUGH THE COMPACTION OF A FUNCTIONAL TEST SEQUENCE WITHOUT SEQUENTIAL FAULT SIMULATION	240
<i>Irith Pomeranz</i>	
KNOWLEDGE TRANSFER IN BOARD-LEVEL FUNCTIONAL FAULT IDENTIFICATION USING DOMAIN ADAPTATION.....	247
<i>Mengyun Liu ; Xin Li ; Krishnendu Chakrabarty ; Xinli Gu</i>	
DEVICE-AWARE TEST: A NEW TEST APPROACH TOWARDS DPPB LEVEL	257
<i>Moritz Fieback ; Lizhou Wu ; Guilherme Cardoso Medeiros ; Hassen Aziza ; Siddharth Rao ; Erik Jan Marinissen ; Mottaqiallah Taouil ; Said Hamdioui</i>	
IEEE STD. P1687.1: TRANSLATOR AND PROTOCOL.....	267
<i>Erik Larsson ; Prathamesh Murali ; Gani Kumisbek</i>	

VARIATION-AWARE SMALL DELAY FAULT DIAGNOSIS ON COMPRESSED TEST RESPONSES	277
<i>Stefan Holst ; Eric Schneider ; Michael A. Kochte ; Xiaoqing Wen ; Hans-Joachim Wunderlich</i>	
METHODOLOGY OF GENERATING TIMING-SLACK-BASED CELL-AWARE TESTS.....	287
<i>Yu-Teng Nien ; Kai-Chiang Wu ; Dong-Zhen Lee ; Ying-Yen Chen ; Po-Lin Chen ; Mason Chern ; Jih-Nung Lee ; Shu-Yi Kao ; Mango Chia-Tso Chao</i>	
A HYBRID SPACE COMPACTOR FOR ADAPTIVE X-HANDLING	297
<i>Mohammad Urf Maaz ; Alexander Sprenger ; Sybille Hellebrand</i>	
FAULT RECOVERY IN MICRO-ELECTRODE-DOT-ARRAY DIGITAL MICROFLUIDIC BIOCHIPS USING AN IJTAG NETWORK	305
<i>Zhanwei Zhong ; Krishnendu Chakrabarty</i>	
MULTI-CELL CHARACTERIZATION: DEVELOPING ROBUST CELLS AND ABSTRACTION FOR RAPID SINGLE FLUX QUANTUM (RSFQ) LOGIC	315
<i>Fangzhou Wang ; Sandeep Gupta</i>	
HARDWARE FAULT TOLERANCE FOR BINARY RRAM CROSSBARS.....	325
<i>Arjun Chaudhuri ; Bonan Yan ; Yiran Chen ; Krishnendu Chakrabarty</i>	
CHARACTERIZATION OF LOCKED COMBINATIONAL CIRCUITS VIA ATPG	335
<i>Danielle Duvalsaint ; Xiaoxiao Jin ; Benjamin Niewenhuis ; R. D. Blanton</i>	
SECURITY COMPLIANCE ANALYSIS OF RECONFIGURABLE SCAN NETWORKS	345
<i>Natalia Lylina ; Ahmed Atteya ; Pascal Raiola ; Matthias Sauer ; Bernd Becker ; Hans-Joachim Wunderlich</i>	
A FRAMEWORK FOR DESIGN OF SELF-REPAIRING DIGITAL SYSTEMS	354
<i>Jingchi Yang ; David C. Keezer</i>	
AN EFFICIENT SUPERVISED LEARNING METHOD TO PREDICT POWER SUPPLY NOISE DURING AT-SPEED TEST	364
<i>Seyed Nima Mozaffari ; Bonita Bhaskaran ; Kaushik Narayanun ; Ayub Abdollahian ; Vinod Pagalone ; Shantanu Sarangi ; Jonathon E. Colburn</i>	
MACHINE LEARNING-BASED AUTOMATIC GENERATION OF EFUSE CONFIGURATION IN NAND FLASH CHIP	374
<i>Jisuk Kim ; Jinyub Lee ; Sungjoo Yoo</i>	
TIME-SLICING SOFT ERROR RESILIENCE IN MICROPROCESSORS FOR RELIABLE AND ENERGY-EFFICIENT EXECUTION	383
<i>Yi He ; Yanjing Li</i>	
AN ADAPTIVE APPROACH TO MINIMIZE SYSTEM LEVEL TESTS TARGETING LOW VOLTAGE DVFS FAILURES.....	393
<i>Adit D. Singh</i>	
SIMULATION-BASED EQUIVALENCE CHECKING BETWEEN IEEE 1687 ICL AND RTL	403
<i>Aleksa Damljanovic ; Artur Jutman ; Michele Portolan ; Ernesto Sanchez ; Giovanni Squillero ; Anton Tsertov</i>	
STRUCTURAL TEST AND FUNCTIONAL TEST FOR DIGITAL ACOUSTOFLUIDIC BIOCHIPS.....	411
<i>Zhanwei Zhong ; Haodong Zhu ; Peiran Zhang ; Tony Jun Huang ; Krishnendu Chakrabarty</i>	
ITERATIVE TEST GENERATION FOR GATE-EXHAUSTIVE FAULTS TO COVER THE SITES OF UNDETECTABLE TARGET FAULTS	421
<i>Irith Pomeranz</i>	
A JITTER INJECTION MODULE FOR PRODUCTION TEST OF 52-GBPS PAM4 SIGNAL INTERFACES	428
<i>Kiyotaka Ichiyama ; Takashi Kusaka ; Masahiro Ishida</i>	
BREAKING ANALOG LOCKING TECHNIQUES VIA SATISFIABILITY MODULO THEORIES.....	436
<i>N. G. Jayasankaran ; A. Sanabria Borbon ; A. Abuellil ; E. Sánchez-Sinencio ; J. Hu ; J. Rajendran</i>	
RECYCLED ANALOG AND MIXED SIGNAL CHIP DETECTION AT ZERO COST USING LDO DEGRADATION.....	446
<i>Sreeja Chowdhury ; Fatemeh Ganji ; Troy Bryant ; Nima Maghari ; Domenic Forte</i>	
EFFICIENT ANALOG DEFECT SIMULATION	456
<i>Stephen Sunter</i>	
TOWARDS COMPLETE FAULT COVERAGE BY TEST POINT INSERTION USING OPTIMIZATION-SAT TECHNIQUES	466
<i>Stephan Eggsglöß</i>	
OVERALL STRATEGY FOR ONLINE CLOCK SYSTEM CHECKING SUPPORTING HETEROGENEOUS INTEGRATION	474
<i>Wei Chu ; Shi-Yu Huang</i>	
DARS: AN EDA FRAMEWORK FOR RELIABILITY AND FUNCTIONAL SAFETY MANAGEMENT OF SYSTEM-ON-CHIPS.....	484
<i>Ahmed M. Y. Ibrahim ; Hans G. Kerkhoff</i>	

FPGA BITSTREAM SECURITY: A DAY IN THE LIFE	494
<i>Adam Duncan ; Fahim Rahman ; Andrew Lukefahr ; Farimah Farahmandi ; Mark Tehranipoor</i>	
IS BACKSIDE THE NEW BACKDOOR IN MODERN SOCS?	504
<i>Nidish Vashistha ; M Tanjidur Rahman ; Olivia P. Paradis ; Navid Asadizanjani</i>	
TESTING COMPUTATION-IN-MEMORY ARCHITECTURES BASED ON EMERGING MEMORIES	514
<i>Said Hamdioui ; Moritz Fieback ; Surya Nagarajan ; Mottaqiallah Taouil</i>	
TESTING OF NEUROMORPHIC CIRCUITS: STRUCTURAL VS FUNCTIONAL.....	524
<i>Anteneh Gebregiorgis ; Mehdi B. Tahoori</i>	
FAULT-TOLERANT NEUROMORPHIC COMPUTING SYSTEMS.....	534
<i>Arjun Chaudhuri ; Mengyun Liu ; Krishnendu Chakrabarty</i>	
RELIABILITY MODELING AND MITIGATION FOR EMBEDDED MEMORIES.....	544
<i>Innocent Okwudili Agbo ; Mottaqiallah Taouil ; Said Hamdioui</i>	
BUILT-IN SELF-TEST AND SELF-CALIBRATION FOR ANALOG AND MIXED SIGNAL CIRCUITS.....	554
<i>Tao Chen ; Degang Chen</i>	
Author Index	