

# **2019 Joint International EUROSIO Workshop and International Conference on Ultimate Integration on Silicon (EUROSIO-ULIS 2019)**

**Grenoble, France  
1 – 3 April 2019**



**IEEE Catalog Number: CFP1949D-POD  
ISBN: 978-1-7281-1659-4**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

|                         |                   |
|-------------------------|-------------------|
| IEEE Catalog Number:    | CFP1949D-POD      |
| ISBN (Print-On-Demand): | 978-1-7281-1659-4 |
| ISBN (Online):          | 978-1-7281-1658-7 |
| ISSN:                   | 2330-5738         |

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

|                                                                                                                                                                                                                                            |           |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| <b>A 400 MV, WIDEST-TUNING-BAND- VCO WITH A CENTRAL FREQUENCY OF 10.5 GHZ AND FTR OF 2.5 GHZ, DESIGNED IN 22 NM FDSOI CMOS TECHNOLOGY .....</b>                                                                                            | <b>1</b>  |
| <i>Piyush Kumar ; Jidan Al-Eryani ; Büsra Tas Ulasli ; Enno Böhme ; Frank Vanselow ; Erkan Nevzat Isa ; Linus Maurer</i>                                                                                                                   |           |
| <b>A FULLY AUTOMATED RF MEASUREMENT SYSTEM ENABLING STATISTICAL ANALYSIS ON 22NM FDSOI.....</b>                                                                                                                                            | <b>5</b>  |
| <i>Maximilian Juettnner ; Tim Seiler ; Luca Pirro ; Michael Otto ; Jan Hoentschel ; Wilfried Klix ; Roland Stenzel</i>                                                                                                                     |           |
| <b>AL/GO/SI/ AL RRAM WITH SOLUTION-PROCESSED GO DIELECTRIC AT LOW FABRICATION TEMPERATURE .....</b>                                                                                                                                        | <b>9</b>  |
| <i>Z. J. Shen ; C. Zhao ; C. Z. Zhao ; I. Z. Mitrovic ; L. Yang ; W. Y. Xu ; E. G. Lim ; T. Luo ; Y. B. Huang</i>                                                                                                                          |           |
| <b>BACK-BIAS IMPACT ON VARIABILITY AND BTI FOR 3D-MONOLITHIC 14NM FDSOI SRAMS APPLICATIONS .....</b>                                                                                                                                       | <b>13</b> |
| <i>D. Bosch ; F. Andrieu ; X. Garros ; L. Ciampolini ; A. Makosiej ; O. Weber ; J. Lacord ; J. Cluzel ; B. Giraud ; G. Cibrario ; L. Brunet ; P. Batude ; C. Fenouillet-Béranger ; D. Lattard ; J. P. Colinge ; F. Balestra ; M. Vinet</i> |           |
| <b>BACK-GATE BIAS EFFECT ON THE MOSFET-C CMOS UTBB PERFORMANCE BY CIRCUIT SIMULATIONS .....</b>                                                                                                                                            | <b>17</b> |
| <i>A. Martínez ; J. Alvarado ; V. Kilchyska ; S. Alcántara ; D. Flandre</i>                                                                                                                                                                |           |
| <b>BEHAVIOR OF GOLD-DOPED SILICON SUBSTRATE UNDER SMALL- AND LARGE-RF SIGNAL.....</b>                                                                                                                                                      | <b>20</b> |
| <i>Massinissa Nabet ; Martin Rack ; C. H. Kees De Groot ; Jean-Pierre Raskin</i>                                                                                                                                                           |           |
| <b>COMPARISON OF LEAKAGE CURRENTS IN THE POWER SUPPLY BULK AND SOI TRANSISTORS: CALCULATIONS AND EXPERIMENT.....</b>                                                                                                                       | <b>24</b> |
| <i>Mikhail Ilnitky ; Vladimir Vdovin ; Andrey Egorkin ; Valentin Antonov ; Ida Tyschenko ; Alexander Zarubanov ; Vladimir Popov ; Alexander Glukhov</i>                                                                                    |           |
| <b>COMPARISON OF ONE AND TWO STAGE RF RECTIFIERS DESIGNED IN FDSOI 28 NM AND BICMOS 55 NM .....</b>                                                                                                                                        | <b>27</b> |
| <i>M. Awad ; P. Benech ; N. Corrao ; J.-M. Duchamn</i>                                                                                                                                                                                     |           |
| <b>CONTROLLING L-BTBT IN THE ULTRA-SHORT CHANNEL NANOWIRE JUNCTIONLESS ACCUMULATION FETS USING OVERLAPPING GATE-ON- DRAIN .....</b>                                                                                                        | <b>31</b> |
| <i>Aakash Kumar Jain ; Gaurav Musalgaonkar ; Mamidala Jagadesh Kumar</i>                                                                                                                                                                   |           |
| <b>COPLANAR DUAL GATES SILICON-ON-INSULATOR BASED ULTRA-SENSITIVE ION-SENSITIVE FIELD-EFFECT TRANSISTORS FOR POINT-OF-CARE BIOSENSOR PLATFORM .....</b>                                                                                    | <b>35</b> |
| <i>Jin-Hyeok Jeon ; Jong Tae Park ; Won-Ju Cho</i>                                                                                                                                                                                         |           |
| <b>DESIGN AND PERFORMANCE OF SILICON NANOWIRE MICRO THERMOELECTRIC GENERATORS .....</b>                                                                                                                                                    | <b>39</b> |
| <i>Y. Shiotsu ; T. Okubo ; H. Kumagai ; S. Sugahara</i>                                                                                                                                                                                    |           |
| <b>DESIGN OF NEW PIEZOELECTRONIC TRANSISTORS AND THEIR ULTRALOW-VOLTAGE SRAM APPLICATION.....</b>                                                                                                                                          | <b>43</b> |
| <i>Y. Shiotsu ; S. Yamamoto ; H. Funakubo ; M. K. Kurosawa ; S. Sugahara</i>                                                                                                                                                               |           |
| <b>ECO-FRIENDLY, LOW-TEMPERATURE SOLUTION-PROCESSED INO/ Al10THIN-FILM TRANSISTOR WITH LI - INCORPORATION .....</b>                                                                                                                        | <b>47</b> |
| <i>T. S. Zhao ; C. Zhao ; C. Z. Zhao ; W. Y. Xu ; L. Yang ; I. Z. Mitrovic ; S. Hall ; E. G. Lim ; S. C. Yu</i>                                                                                                                            |           |
| <b>EFFECTIVE REDUCTION OF THE PROGRAMING PULSE WIDTH IN AL: HFO<sub>2</sub>-BASED RRAM ARRAYS .....</b>                                                                                                                                    | <b>51</b> |
| <i>Óscar G. Ossorio ; Eduardo Pérez ; Salvador Dueñas ; Helena Castán ; Héctor García ; Christian Wenger</i>                                                                                                                               |           |
| <b>EFFECTS OF POST METALLIZATION ANNEALING ON INGAAS-ON-INSULATOR MOSFETS ON SI .....</b>                                                                                                                                                  | <b>55</b> |
| <i>Cezar B. Zota ; Clarissa Convertino ; Daniele Caimi ; Marilyne Sousa ; Lukas Czornomaz</i>                                                                                                                                              |           |
| <b>EFFICIENT MAGNETIC FIELD-FREE SWITCHING OF A SYMMETRIC PERPENDICULAR MAGNETIC FREE LAYER FOR ADVANCED SOT-MRAM .....</b>                                                                                                                | <b>59</b> |
| <i>Roberto L. De Orio ; Alexander Makarov ; Siegfried Selberherr ; Wolfgang Goes ; Johannes Ender ; Simone Fiorentini ; Viktor Sverdlov</i>                                                                                                |           |
| <b>ELECTRICAL CHARACTERIZATION AND SIZE EFFECT OF HIGHLY ARSENIC-DOPED SILICON NANOWIRES.....</b>                                                                                                                                          | <b>63</b> |
| <i>Tom Mauersberger ; Imad Ibrahim ; André Heinzig ; Thomas Mikolajick ; Walter M. Weber</i>                                                                                                                                               |           |
| <b>ENCAPSULATION OF MTEGS FOR ON-BODY ENERGY HARVESTING.....</b>                                                                                                                                                                           | <b>68</b> |
| <i>Antonino Proto ; Jan Jargus ; Lukas Peter ; Jaroslav Vondrak ; Martin Schmidt ; Marek Penhaker</i>                                                                                                                                      |           |

|                                                                                                                                                              |     |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| <b>EQUIVALENT LENGTH CONCEPT FOR COMPACT MODELING OF SHORT-CHANNEL GAA AND DG MOSFETS</b> .....                                                              | 72  |
| <i>Kerim Yilmaz ; Ghader Darbandy ; Benjamín Iñíguez ; François Lime ; Alexander Kloes</i>                                                                   |     |
| <b>EXTENDED INVESTIGATION OF A NOVEL MOS DEVICE FOR IN-SITU HEATING IN 28 NM UTBB FD-SOI CMOS TECHNOLOGY</b> .....                                           | 76  |
| <i>R. Lethiecq ; M. Bawedin ; P. Galy</i>                                                                                                                    |     |
| <b>FIRST PRINCIPLE SIMULATIONS OF CURRENT FLOW IN INORGANIC MOLECULES: POLYOXOMETALATES (POMS)</b> .....                                                     | 80  |
| <i>Paven Thomas Mathew ; Fengzhou Fang ; Laia Vila Nadal ; Lee Cronin ; Vihar Georgiev</i>                                                                   |     |
| <b>FULLY SOLUTION-PROCESSED SODIUM DOPED ZNO THIN-FILM TRANSISTORS VIA A LOW- TEMPERATURE AQUEOUS ROUTE</b> .....                                            | 84  |
| <i>Q. H. Liu ; C. Zhao ; C. Z. Zhao ; I. Z. Mitrovic ; S. Hall ; W. Y. Xu ; L. Yang ; E. G. Lim ; Q. N. Wang ; Y. L. Wei ; Y. X. Cao</i>                     |     |
| <b>G<sub>m</sub>/I<sub>D</sub>-DERIVATIVE METHOD FOR THRESHOLD VOLTAGE EXTRACTION IN JUNCTIONLESS MOSFETS</b> .....                                          | 88  |
| <i>T. Rudenko ; A. Nazarov ; S. Barraud ; V. Kilchytska ; D. Flandre</i>                                                                                     |     |
| <b>IMPACT OF INTER-TIER COUPLING ON STATIC AND NOISE PERFORMANCE IN 3D SEQUENTIAL INTEGRATION TECHNOLOGY</b> .....                                           | 92  |
| <i>Petros Sideris ; Laurent Brunet ; Gilles Sicard ; Perrine Batude ; Christoforos Theodorou</i>                                                             |     |
| <b>IMPROVED RESISTIVE SWITCHING BEHAVIOR IN SOLUTION-PROCESSED AL<sub>O<sub>x</sub></sub> BASED RRAM</b> .....                                               | 96  |
| <i>Y. F. Qi ; C. Z. Zhao ; C. Zhao ; I. Z. Mitrovic ; W. Y. Xu ; L. Yang ; Z. J. Shen ; J. H. He</i>                                                         |     |
| <b>IN-SITU THERMAL ASSIST RECOVERY THANKS TO ACTIVE SILICIDE SOURCE ON NMOS TRANSISTOR IN FD-SOI TECHNOLOGY</b> .....                                        | 100 |
| <i>Ph. Galy ; R. Lethiecq ; M. Bawedin</i>                                                                                                                   |     |
| <b>INAs ELECTRON-HOLE BILAYER LED</b> .....                                                                                                                  | 104 |
| <i>Gaurav Gupta ; Florian Mema ; Raymond J. E. Huetting</i>                                                                                                  |     |
| <b>INGAN/SI HETERO-JUNCTION TANDEM SOLAR CELL WITH SELF TUNNELING EFFECT: PROPOSAL &amp; ANALYSIS</b> .....                                                  | 108 |
| <i>N. Laxmi ; S. R. Routray ; K. P. Pradhan</i>                                                                                                              |     |
| <b>INVESTIGATION OF ADVANCED FDSOI CMOS DEVICES FOR ANALOG/MIXED SIGNAL APPLICATIONS</b> .....                                                               | 112 |
| <i>Tim Seiler ; Maximilian Jüttner ; Tom Herrmann ; Alban Zaka ; Luca Pirro ; Jan Hoentschel ; Wilfried Klix ; Roland Stenzel</i>                            |     |
| <b>LOWERING THE DARK COUNT RATE OF SPAD IMPLEMENTED IN CMOS FDSOI TECHNOLOGY</b> .....                                                                       | 115 |
| <i>T. Chaves De Albuquerque ; D. Issartel ; R. Clerc ; P. Pittet ; R. Cellier ; F. Calmon</i>                                                                |     |
| <b>LOW FREQUENCY NOISE ANALYSIS ON SI/SIGE SUPERLATTICE I/O N-CHANNEL FINFETS</b> .....                                                                      | 118 |
| <i>D. Boudier ; B. Cretu ; E. Simoen ; G. Hellings ; T. Schram ; H. Mertens ; D. Linten</i>                                                                  |     |
| <b>LOW TEMPERATURE ELECTRICAL CHARACTERISTICS OF SI NANONET FIELD EFFECT TRANSISTORS</b> .....                                                               | 122 |
| <i>T. Cazimajou ; M. Legallais ; T. T. T. Nguyen ; M. Mouis ; C. Ternon ; B. Salem ; G. Ghibaudo</i>                                                         |     |
| <b>MODELING OF THE BRIDGE THRESHOLD VOLTAGE IN A2RAM CELL</b> .....                                                                                          | 126 |
| <i>F. Tchame Wakam ; J. Lacord ; M. Bawedin ; S. Martinie ; S. Cristoloveanu ; T. Poiroux</i>                                                                |     |
| <b>NANOWIRE &amp; NANOSHEET FETS FOR ULTRA-SCALED, HIGH-DENSITY LOGIC AND MEMORY APPLICATIONS</b> .....                                                      | 130 |
| <i>A. Veloso ; T. Huynh-Bao ; P. Matagne ; D. Jang ; N. Horiguchi ; J. Ryckaert ; D. Mocuta</i>                                                              |     |
| <b>NEW DG FEFET ARCHITECTURE WITH ENHANCED SS AND NON-HYSTERETIC BEHAVIOUR</b> .....                                                                         | 134 |
| <i>E. Gnani ; P. Malagò ; S. Reggiani ; A. Gnudi</i>                                                                                                         |     |
| <b>NEW MATERIAL DESIGN OF FAST SWITCHING PHASE CHANGE MEMORY AS THE BENCHMARK FOR FD-SOI DEVICES</b> .....                                                   | 138 |
| <i>Yong Tae Kim ; Minhoo Choi ; Sehyun Kwon ; Young Min Jhon ; Francisco Gamiz</i>                                                                           |     |
| <b>NEW METHODOLOGY FOR SERIES-RESISTANCE-IMMUNE MOSFET PARAMETER EXTRACTION FROM LINEAR TO SATURATION REGION</b> .....                                       | 142 |
| <i>T. A. Karatsori ; K. Bennamane ; G. Ghibaudo</i>                                                                                                          |     |
| <b>NI, PT, AND TI STANOGERMANIDE FORMATION ON GE<sub>0.92</sub>SN<sub>0.08</sub></b> .....                                                                   | 146 |
| <i>Emmanuele Galluccio ; Nikolay Petkov ; Gioele Mirabelli ; Jessica Doherty ; Shih-Va Lin ; Fang-Liang Lu ; Chee Wee Liu ; Justin D. Holmes ; Ray Duffy</i> |     |

|                                                                                                                                                                        |     |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| <b>OPTIMIZATION OF GAA VERTICAL NANOWIRE PERFORMANCE FOR LOGIC APPLICATION</b> .....                                                                                   | 150 |
| <i>Terirama Thingujam ; Dong-Hyeok Son ; Jeong-Gil Kim ; Yong Soo Lee ; In Man Kang ; Jung-Hee Lee</i>                                                                 |     |
| <b>OPTIMIZING THE NUMBER OF STEPS AND THE NOISE IN STAIRCASE APDS WITH TERNARY III - V SEMICONDUCTOR ALLOYS</b> .....                                                  | 154 |
| <i>A. Pilotto ; C. Nichetti ; P. Palestri ; L. Selmi ; M. Antonelli ; F. Arfelli ; G. Biasiol ; G. Cautero ; F. Driussi ; D. Esseni ; R. H. Menk ; T. Steinhartova</i> |     |
| <b>PHOTODIODE WITH LOW DARK CURRENT BUILT IN SILICON-ON-INSULATOR BY ELECTROSTATIC DOPING</b> .....                                                                    | 158 |
| <i>J. Liu ; X. Y. Cao ; A. Zaslavsky ; S. Cristoloveanu ; J. Wan</i>                                                                                                   |     |
| <b>POST-PROCESS POROUS SILICON FOR 5G APPLICATIONS</b> .....                                                                                                           | 162 |
| <i>Gilles Scheen ; Romain Tuyaearts ; Martin Rack ; Lucas Nyssens ; Jonathan Rasson ; Jean-Pierre Raskin</i>                                                           |     |
| <b>PROPOSAL OF A P-TYPE BACK-ENHANCED TUNNEL FIELD EFFECT TRANSISTOR</b> .....                                                                                         | 164 |
| <i>C. A. B. Mori ; P. G. D. Agopian ; J. A. Martino</i>                                                                                                                |     |
| <b>PSEUDO-MOSFET RESPONSE TO TRANSIENT RAMP SIGNAL APPLIED TO THE GATE</b> .....                                                                                       | 167 |
| <i>M. Alepidis ; M. Bawedin ; I. Ionica</i>                                                                                                                            |     |
| <b>PURE BORON MONOLAYER TO BOOST A2RAM PERFORMANCE</b> .....                                                                                                           | 171 |
| <i>F. Tchene Wakam ; J. Lacord ; M. Bawedin ; S. Martinie ; S. Cristoloveanu ; T. Poiroux</i>                                                                          |     |
| <b>REBOUND EFFECT ON CHARGED BASED BIO-TFETS FOR DIFFERENT BIOMOLECULES</b> .....                                                                                      | 175 |
| <i>C. N. Macambira ; P. G. D. Agopian ; J. A. Martino</i>                                                                                                              |     |
| <b>REDUCED OXYGEN PARTIAL PRESSURE SIGE CONDENSATION FOR THE FABRICATION OF COMPRESSIVELY STRAINED SGOI SUBSTRATES</b> .....                                           | 178 |
| <i>Damien Valencucq ; Olivier Gourhant ; Elisabeth Blanquet ; Fabien Deprat ; Francesco Abbate ; Veronique Guyader ; Denis Rouchon</i>                                 |     |
| <b>REPLACEMENT METAL GATE INGAAS-OI FINFETS BY SELECTIVE EPITAXY IN OXIDE CAVITIES</b> .....                                                                           | 182 |
| <i>Clarissa Convertino ; Cezar Zota ; Heinz Schmid ; Daniele Caimi ; Marilyne Sousa ; Kirsten Moselund ; Lukas Czornomaz</i>                                           |     |
| <b>REVERSE RECOVERY CURRENT IN VIRTUAL DIODES</b> .....                                                                                                                | 186 |
| <i>Kyung Hwa Lee ; Maryline Bawedin ; Sorin Cristoloveanu</i>                                                                                                          |     |
| <b>RF CHARACTERIZATION AND SMALL SIGNAL EXTRACTION ON 22 NM CMOS FULLY-DEPLETED SOI TECHNOLOGY</b> .....                                                               | 190 |
| <i>Ousmane Kane ; Luca Lucci ; Pascal Scheiblin ; Sylvie Lepilliet ; François Danneville</i>                                                                           |     |
| <b>RF CHARACTERIZATION OF 28 NM FD-SOI TRANSISTORS UP TO 220 GHZ</b> .....                                                                                             | 194 |
| <i>Marina Deng ; Sébastien Fregonese ; Benjamin Dorrnieu ; Patrick Scheer ; Magali De Matos ; Thomas Zimmer</i>                                                        |     |
| <b>ROBUST METHODOLOGY FOR LOW-FREQUENCY NOISE POWER ANALYSES IN ADVANCED MOS TRANSISTORS</b> .....                                                                     | 198 |
| <i>Léopold Van Brandt ; Bahak Kazemi Esfeh ; Valeriya Kilchyska ; Denis Flandre</i>                                                                                    |     |
| <b>ROOM- TEMPERATURE ANODIC OXIDATION OF SILICON-ON-INSULATOR STRUCTURES PRODUCED BY HYDROGEN TRANSFER</b> .....                                                       | 202 |
| <i>Ida Tyschenko ; Igor Popov ; Evgenij Spesivtsev ; Vladimir Popov</i>                                                                                                |     |
| <b>SCALING ASPECTS OF NANOWIRE SCHOTTKY JUNCTION BASED RECONFIGURABLE FIELD EFFECT TRANSISTORS</b> .....                                                               | 206 |
| <i>Tim Baldauf ; André Heinzig ; Thomas Mikolajick ; Walter Michael Weber</i>                                                                                          |     |
| <b>SERIES RESISTANCE EFFECTS ON THE BACK-GATE BIASED OPERATION OF JUNCTIONLESS TRANSISTORS</b> .....                                                                   | 210 |
| <i>Dae-Young Jeon ; So Jeong Park ; Mireille Mouis ; Sylvain Barraud ; Gyu-Tae Kim ; Gérard Ghibaudo</i>                                                               |     |
| <b>SIMPLE METHOD FOR DETERMINING CHANNEL DOPING CONCENTRATION OF HIGHLY DOPED FD-SOI DEVICES</b> .....                                                                 | 214 |
| <i>So Jeong Park ; Dae-Young Jeon ; Gyu-Tae Kim</i>                                                                                                                    |     |
| <b>SIMULATIONS OF SURFACE TRANSFER DOPING OF HYDROGENATED DIAMOND BY MOO<sub>3</sub> METAL OXIDE</b> .....                                                             | 218 |
| <i>Joseph McGhee ; David A. Moran ; Vihar P. Georgiev</i>                                                                                                              |     |
| <b>SIMULATION OF SI NANOWIRE QUANTUM-DOT DEVICES FOR AUTHENTICATION</b> .....                                                                                          | 222 |
| <i>Hamilton Carrillo-Nunez ; Chen Wang ; Asen Asenov ; Robert Young ; Vihar Georgiev</i>                                                                               |     |
| <b>TCAD ANALYSIS OF III-V CAPACITOR-LESS A2RAM CELLS</b> .....                                                                                                         | 226 |
| <i>Carlos Navarro ; Santiago Navarro ; Carlos Marquez ; F. Gamiz</i>                                                                                                   |     |
| <b>TCAD SIMULATION OF TOTAL IONIZING DOSE RESPONSE ON DSOI NMOSFET</b> .....                                                                                           | 230 |
| <i>Yang Huang ; Binhong Li ; Sorin Cristoloveanu ; Bo Li ; Chen Shen ; Yanfu Song ; Lei Wang ; Duoli Li ; Hainan Liu ; Zhengsheng Han ; Jiajun Luo</i>                 |     |
| <b>THE EFFECT OF A DAMAGED SURFACE LAYER ON THE CONDUCTIVITY OF SI NANOWIRES MADE BY DIRECT PLASMA ETCHING ON SOI WAFER</b> .....                                      | 235 |
| <i>Andrey Miakonkikh ; Konstantin Rudenko ; Alexander Rogozhin ; Andrey Tatarintsev</i>                                                                                |     |

|                                                                                                                                                                                |            |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| <b>THIN FILM BIMOS TRANSISTOR FOR LOW-POWER SPIKING NEURON DESIGN IN 28NM</b>                                                                                                  |            |
| <b>FD-SOI CMOS TECHNOLOGY .....</b>                                                                                                                                            | <b>239</b> |
| <i>Philippe Galy ; Thomas Bedecarrats ; Claire Fenouillet-Beranger ; Sorin Cristoloveanu</i>                                                                                   |            |
| <b>THIN SI CHANNEL BACK ENHANCED (BE) SOI PMOSFET PHOTODETECTOR UNDER</b>                                                                                                      |            |
| <b>DIFFERENT BIAS CONDITIONS.....</b>                                                                                                                                          | <b>243</b> |
| <i>J. A. Padovese ; R. C. Rangel ; K. R. A. Sasaki ; J. A. Martino</i>                                                                                                         |            |
| <b>ULTRA-THIN HfAlO NANOFILMS ON GRAPHENE DIRECTLY DEPOSITED BY ATOMIC</b>                                                                                                     |            |
| <b>LAYER DEPOSITION .....</b>                                                                                                                                                  | <b>247</b> |
| <i>Shaoyu Liu ; Dawei Xu ; Li Zheng ; Xinhong Cheng ; Dongliang Zhang ; Wen Zhou ; Xiaobo Liu ; Yuehui Yu</i>                                                                  |            |
| <b>UTBOX SOI STRUCTURES WITH HIGH-K STACKS OF HAFNIA AND ALUMINA.....</b>                                                                                                      | <b>251</b> |
| <i>Vladimir Popov ; Mikhail Ilnitsky ; Andrey Miakonkikh ; Valentin Antonov ; Vladimir Vdovin ; Konstantin Rudenko ; Anton Gutakovskiy ; Ida Tyschenko ; Vladimir Lukichev</i> |            |
| <b>VERTICAL HETEROJUNCTION <math>\text{Ge}_{0.92}\text{Sn}_{0.08}/\text{Ge}</math> GATE-ALL-AROUND NANOWIRE</b>                                                                |            |
| <b>PMOSFETS.....</b>                                                                                                                                                           | <b>255</b> |
| <i>Mingshan Liu ; Konstantin Mertens ; Nils Von Den Driesch ; Thomas Grap ; Stefan Trelenkamp ; Jean-Michel Hartmann ; Joachim Knoch ; Dan Buca ; Qing-Tai Zhao</i>            |            |
| <b>VO<sub>2</sub> OSCILLATORS COUPLING FOR NEUROMORPHIC COMPUTATION .....</b>                                                                                                  | <b>259</b> |
| <i>Elisabetta Corti ; Bernd Gotsmann ; Kirsten Moselund ; Igor Stolichnov ; Adrian Ionescu ; Guofang Zhong ; John Robertson ; Siegfried Karg</i>                               |            |
| <b>Author Index</b>                                                                                                                                                            |            |