

# **2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2019)**

**Qingdao, China  
17 – 19 July 2019**



**IEEE Catalog Number: CFP19DTD-POD  
ISBN: 978-1-7281-5521-0**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

**\*\*\* *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19DTD-POD
ISBN (Print-On-Demand):	978-1-7281-5521-0
ISBN (Online):	978-1-7281-5520-3
ISSN:	2327-8218

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

## Contents

<b><i>Design and Analysis of Majority Logic Based Approximate Radix-4 Booth Encoders .....</i></b>	<b>1</b>
Tingting Zhang, Weiqiang Liu, Jie Han and Fabrizio Lombardi	
<b><i>Graphene Nanoribbon-based Synapses with Versatile Plasticity.....</i></b>	<b>7</b>
He Wang, Nicoleta Cucu Laurenciu, Yande Jiang and Sorin Cotofana	
<b><i>Clifford Gate Optimisation and T Gate Scheduling: Using Queueing Models for Topological Assemblies.....</i></b>	<b>13</b>
Alexandru Paler and Robert Basmadjian	
<b><i>Novel 3D architecture of the 1S1R devices .....</i></b>	<b>18</b>
Behnoush Attarimashalkoubeh and Yusuf Leblebici	
<b><i>ComPRIME: A Compiler for Parallel and Scalable ReRAM-based In-Memory Computing... </i></b>	<b>20</b>
Steffen Frerix, Saeideh Shirinzadeh, Saman Fröhlich and Rolf Drechsler	
<b><i>ESL: A Robust Memristor-based Logic Design Resilient to Resistance Variation.....</i></b>	<b>26</b>
Jintao Yu, Hoang Anh Du Nguyen, Muath Abu Lebdeh, Mottaqiallah Taouil and Said Hamdioui	
<b><i>Experimental Investigation of Memristance Enhancement .....</i></b>	<b>32</b>
Vasileios Ntinas, Antonio Rubio, Georgios Ch. Sirakoulis, Rosana Rodríguez and Montserrat Nafría	
<b><i>A Self-Timing Voltage-Mode Sense Amplifier for STT-MRAM Sensing Yield Improvement. </i></b>	<b>34</b>
Yongliang Zhou, Menglin Han, Mingyue Liu, Hao Cai, Jun Yang and Bo Liu	
<b><i>A Novel Memristor-Reusable Mapping Methodology of In-memory Logic Implementation for High Area-Efficiency .....</i></b>	<b>40</b>
Yongjie Lu, Yanan Sun, Weifeng He and Zhigang Mao	
<b><i>Process Variation-Resilient STT-MTJ based TRNG using Linear Correcting Codes.....</i></b>	<b>46</b>
Rashid Ali, You Wang, Zhengyi Hou, Haoyuan Ma, Youguang Zhang and Weisheng Zhao	
<b><i>Spintronic Memories: From Memory to Computing-in-Memory .....</i></b>	<b>52</b>
Wang Kang, He Zhang and Weisheng Zhao	
<b><i>REAL: Logic and Arithmetic Operations Embedded in RRAM for General-Purpose Computing .....</i></b>	<b>54</b>
Lei Xie, Hao Cai and Jun Yang	
<b><i>Dynamic Adaptation of Approximate Bit-width for CNNs based on Quantitative Error Resilience .....</i></b>	<b>58</b>
Chengjun Wu, Weiwei Shan and Jiaming Xu	
<b><i>Detecting and Bypassing Trivial Computations in Convolutional Neural Networks .....</i></b>	<b>64</b>
Dongning Ma and Xun Jiao	
<b><i>An Energy-Efficient Architecture for Accelerating Inference of Memory-Augmented Neural Networks .....</i></b>	<b>70</b>
Jianxun Yang, Leibo Liu, Shaojun Wei, Shouyi Yin and Jin Zhang	

<b>Implementing Binarized Neural Networks with Magnetoresistive RAM without Error Correction .....</b>	<b>76</b>
Tifenn Hirtzlin, Bogdan Penkovskyi, Jacques-Olivier Klein, Nicolas Locatelli, Adrien F. Vincent, Marc Bocquet, Jean-Michel Portal and Damien Querliz	
<b>An Energy-Efficient In-Memory BNN Architecture With Time-Domain Analog and Digital Mixed-Signal Processing .....</b>	<b>81</b>
Tao Wang and Weiwei Shan	
<b>Ring-Shaped Content Addressable Memory Based On Spin Orbit Torque Driven Chiral Domain Wall Motions .....</b>	<b>87</b>
Yue Zhang, Jiang Nan, Guanda Wang, Xueying Zhang, Youguang Zhang and Weisheng Zhao	
<b>ResNet Can Be Pruned 60x: Introducing Network Purification and Unused Path Removal (P-RM) after Weight Pruning .....</b>	<b>89</b>
Xiaolong Ma, Geng Yuan, Sheng Lin, Zhengang Li, Hao Sun and Yanzhi Wang	
<b>A Logic Simplification Approach for Very Large Scale Crosstalk Circuit Designs .....</b>	<b>91</b>
Md Arif Iqbal, Naveen Kumar Macha, Bhavana Tejaswini Repalle and Mostafizur Rahman	
<b>Effect of Lattice Defects on the Transport Properties of Graphene Nanoribbon .....</b>	<b>97</b>
Konstantinos Rallis, Panagiotis Dimitrakis, Georgios Ch. Sirakoulis, Ioannis Karayannidis and Antonio Rubio	
<b>Plasma Modified Silicon Nitride Resistive Switching Memories .....</b>	<b>99</b>
Panagiotis Dimitrakis, Panagiotis Karakolis, Pascal Normand, Georgios Ch. Sirakoulis and Ioannis Karayannidis	
<b>High speed and reliable Sensing Scheme with Three Voltages for STT-MRAM .....</b>	<b>101</b>
Jinkai Wang, Yue Zhang, Chenyu Lian, Guanda Wang, Kun Zhang, Xiulong Wu, Youguang Zhang and Weisheng Zhao	
<b>A compact model of stochastic switching in STT magnetic RAM for memory and computing .....</b>	<b>107</b>
Roberto Carboni, Elena Vernocchi, Manzar Siddik, Jon Harms, Andy Lyle, Gurtej Sandhu and Daniele Ielmini	
<b>Comprehensive Pulse Shape Induced Failure Analysis in Voltage-Controlled MRAM.....</b>	<b>113</b>
Mingyue Liu, Menglin Han, Lei Xie, Jun Yang, Lirida Naviner and Hao Cai	
<b>Low-Power, High-Speed and High-Density Magnetic Non-Volatile SRAM Design with Voltage-Gated Spin-Orbit Torque.....</b>	<b>119</b>
Chengzhi Wang, Deming Zhang, Lang Zeng, Kaili Zhang, Youguang Zhang and Weisheng Zhao	
<b>Thermal Stable and Fast Perpendicular Shape Anisotropy Magnetic Tunnel Junction .....</b>	<b>125</b>
Guanda Wang, Yue Zhang, Zhe Huang, Jinkai Wang, Kun Zhang, Zhizhong Zhang, Youguang Zhang and Weisheng Zhao	
<b>Enabling New Computing Paradigms with Emerging Symmetric-Access Memories.....</b>	<b>131</b>
Juejian Wu, Mingyang Gu, Hongtao Zhong, Yunsong Tao, Fei Qiao, Huazhong Yang and Xueqing Li	
<b>Deep Neural Network Acceleration in Non-Volatile Memory: A Digital Approach.....</b>	<b>137</b>
Shaahin Angizi and Deliang Fan	
<b>Non-volatile Logic and Memory based on Reconfigurable Ferroelectric Transistors.....</b>	<b>143</b>
Sandeep Krishna Thirumala, Arnab Raha, Vijaykrishnan Narayanan, Vijay Raghunathan and Sumeet Gupta	

***Technology-Assisted Computing-In-Memory Design for Matrix Multiplication Workloads 149***

Nicholas Jao, Srivatsa Srinivasa, Akshay Krishna Ramanathan, Minhwan Kim, John Sampson and  
Vijaykrishnan Narayanan

***List of Authors ..... 155***