2019 32nd IEEE International System-on-Chip Conference (SOCC 2019)

Singapore 3 – 6 September 2019



IEEE Catalog Number: CFP19ASI-POD ISBN: 978-1-7281-3484-0

Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP19ASI-POD

 ISBN (Print-On-Demand):
 978-1-7281-3484-0

 ISBN (Online):
 978-1-7281-3483-3

ISSN: 2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Tuesday, September 3

Tuesday, September 3 9:00 - 10:30

Tutorial 1A: Design of ultra-low power SRAM for IoT, security and computation-in-memory

Tony Kim Tae Hyoung, Nanyang Technological University, Singapore

Tutorial 1B: Al Chip Technologies and DFT Methodologies

Yu Huang and Rahul Singhal, Mentor Graphics, USA

Tuesday, September 3 10:30 - 10:50

Tea Break (Melati Main Foyer)

Tuesday, September 3 10:50 - 12:20

Tutorial 1A: Design of ultra-low power SRAM for IoT, security and computation-in-memory

Tony Kim Tae Hyoung, Nanyang Technological University, Singapore

Tutorial 1B: Al Chip Technologies and DFT Methodologies

Yu Huang and Rahul Singhal, Mentor Graphics, USA

Tuesday, September 3 12:20 - 13:40

Lunch (Melati Main Foyer)

Tuesday, September 3 13:40 - 15:10

Tutorial 2A: Internet of Things (IoT): Signals, Communications, Applications, Challenges, and Future Research

Ahmed Abelgawad, Central Michigan University, USA

Tutorial 2B: Offset Mitigation in Low-Voltage Sense Amplifiers and Its Implication on SRAM Design and Test

Manoj Sachdev, University of Waterloo, Canada

Tuesday, September 3 15:10 - 15:30

Tea Break (Melati Main Foyer)

Tuesday, September 3 15:30 - 17:00

Tutorial 2A: Internet of Things (IoT): Signals, Communications, Applications, Challenges, and Future Research

Ahmed Abelgawad, Central Michigan University, USA

Tutorial 2B: Offset Mitigation in Low-Voltage Sense Amplifiers and Its Implication on SRAM Design and Test

Manoj Sachdev, University of Waterloo, Canada

Wednesday, September 4

Wednesday, September 4 9:00 - 9:10

Opening Remarks

Magdy Bayoumi, Gwee Bah Hwee, Conference General Chairs

Wednesday, September 4 9:10 - 9:20

Technical Program Overview

Danella Zhao, Arindam Basu, Technical Program Chairs

Wednesday, September 4 9:20 - 10:10

Wednesday Keynote: The Memory Wall: Challenges and Solutions

Prof. Dr.-Ing. Norbert Wehn, Technische Universität Kaiserslautern, Germany

Chair: Juergen Becker (Karlsruhe Institute of Technology, Germany)

Wednesday, September 4 10:10 - 10:30

Tea Break (Melati Main 4102-4104)

Wednesday, September 4 10:30 - 12:10

W1A: RF, Analog & Mixed Signal Circuits I

Chair: Anh Tuan DO (Institute of Microelectronics, A*STAR, Singapore)

10:30 A BJT-Based Temperature Sensor in 40 nm CMOS with ±0.8°C (3Σ) Untrimmed Inaccuracy...1 Tan Tan Zhang (Institute of Microelectronics, Agency of Science, Technology and Research (A*STAR), Singapore); Yuan Gao (Institute of Microelectronics, A*STAR, Singapore)

10:55 A Low-Voltage Sub-ns Pulse Integrated CMOS Laser Diode Driver for SPAD-based Time-of-Flight Rangefinding in Mobile Applications...5

<u>Samuel Rigault</u> (Institut des Nanotechnologies de Lyon & STMicroelectronics, France); <u>Nicolas</u> <u>Moeneclaey</u> (STMicroelectronics, France); <u>Lioua Labrak</u> (Nanotechnology Institute of Lyon, France); <u>Ian</u> <u>O'Connor</u> (Lyon Institute of NanoTechnology & Ecole Centrale de Lyon, France)

11:20 A Contention-free, Static, Single-phase Flip-Flop for Low Data Activity Applications...11

<u>Ata Khorami</u> (Sharif University of Technology, Iran); <u>Manoj Sachdev</u> (University of Waterloo, Canada); <u>Mohammad Sharifkhani</u> (Sharif University of Technology, Iran)

11:45 A 10-Bit Area-efficient Source Driver for Printed OLED Display...17

Xiaoyu Guo (Beijing University of Aeronautics and Astronautics, P.R. China); Hong Ge Li (Pofessor, P.R. China)

W1B: New Dimensions in Network-on-Chip Design

Chair: Ram Krishnamurthy (Intel Corporation, USA)

10:30 RCAS: Critical Load Based Ranking for Efficient Channel Allocation in Wireless NoC...21

<u>Sidhartha Sankar Rout</u> (Indraprastha Institute of Information Technology, Delhi (IIIT Delhi), India); <u>Vaibhav Ishwarlal Chaudhari</u> (Indraprastha Institute of Information Technology Delhi (IIIT Delhi), India); <u>Suyog Bhimrao</u>
<u>Patil</u> (Indraprastha Institute of Information Technology Delhi, India); <u>Sujay Deb</u> (IIIT Delhi, India)

10:55 Power and Area Efficient Router with Automated Clock Gating for Neuromorphic Computing...27

<u>Junran Pu</u> (Nanyang Technological University, Singapore); <u>Vishnu P. Nambiar</u> (Institute of Microelectronics, A*STAR, Singapore); <u>Aarthy Mani</u> (Institute of Microelectronics, Singapore); <u>Wang Ling Goh</u> (Nanyang Technological University, Singapore); <u>Anh Tuan DO</u> (Institute of Microelectronics, A*STAR, Singapore)

11:20 Application Specific Instruction Processor for Dynamic Connection Allocation in TDM-NoCs...33

<u>Seungseok Nam</u> (Dresden University of Technology & Vodafone chair, Germany); <u>Emil Matus</u> (Dresden University of Technology, Germany); <u>Gerhard P. Fettweis</u> (Technische Universität Dresden, Germany)

11:45 A Network on Chip Adapter for Real-Time and Safety-Critical Applications...39

<u>Fabian Kempf</u> and <u>Nidhi Anantharajaiah</u> (Karlsruhe Institute of Technology, Germany); <u>Leonard Masing</u> (Karlsruhe Institute of Technology (KIT), Germany); <u>Juergen Becker</u> (Karlsruhe Institute of Technology, Germany)

W1C: Special Session I: Energy Efficient Custom Computing with FPGAs

Chair: Po-Tsang Huang (National Chiao Tung University, Taiwan)

10:30 A Lossless Astronomical Data Compression Scheme with FPGA Acceleration...45

<u>Yu Zheng</u> (Shanghai Jiao Tong University, P.R. China); <u>Yongxin Zhu</u> (Chinese Academy of Sciences & Shanghai Jiao Tong University, P.R. China); <u>Yuefeng Song</u>, <u>Tianhao Nan</u> and <u>Wanyi Li</u> (Shanghai Jiao Tong University, P.R. China)

10:50 An Operation-Minimized FPGA Accelerator Design by Dynamically Exploiting Sparsity in CNN Winograd Transform...50

<u>Xinkai Di</u> (Institute of Electronics, Chinese Academy of Sciences & Diese Academy of Sciences, P.R. China); <u>Hai-Gang Yang</u> and <u>Zhihong Huang</u> (Institute of Electronics, Chinese Academy of Sciences & University of Chinese Academy of Sciences, P.R. China); <u>Ning Mao</u> (University of Chinese Academy of Sciences, P.R. China)

11:10 Enabling Fine-Grained Dynamic Voltage and Frequency Scaling in SDSoC...56

<u>Weixiong Jiang</u> (Shanghaitech University, P.R. China); <u>Heng Yu</u> (Dalian Maritime University, P.R. China); <u>Yajun</u> (Shanghaitech University, P.R. China)

11:30 Training Deep Neural Networks Using Posit Number System...62

<u>Jinming Lu</u>, <u>Siyuan Lu</u>, <u>Zhisheng Wang</u>, <u>Chao Fang</u>, <u>Jun Lin</u>, <u>Zhongfeng Wang</u> and <u>Li Du</u> (Nanjing University, P.R. China)

11:50 A NAND Flash Endurance Prediction Scheme with FPGA-based Memory Controller System...68

Zhuo Chen, Yuqian Pan, Mingyang Gong and Haichun Zhang (Huazhong University of Science and Technology, P.R. China); Mingyu Zhang (Shenzhen Zhongkexunlian Technology, P.R. China); Zhenglin Liu (Huazhong University of Science and Technology, P.R. China)

Wednesday, September 4 12:10 - 13:30

Lunch (Melati Main 4102-4104)

Wednesday, September 4 13:30 - 14:20

Wednesday Plenary: Machine Learning and Hardware Security Technologies for the Nanoscale era: Challenges & Opportunities

Dr. Ram Kumar Krishnamurthy, Senior Research Director and Senior Principal Engineer, Intel Labs, USA Chair: Danella Zhao (Old Dominion University, USA)

Wednesday, September 4 14:20 - 14:40

Tea Break (Melati Main 4102-4104)

Wednesday, September 4 14:40 - 15:55

W2A: Securing Your Chip

Chair: Yu Huang (Mentor Graphics, USA)

14:40 A Glitch Key-Gate for Logic Locking...74

<u>De-Xuan Ji</u> (National Tsing Hua University, Taiwan); <u>Hsiao-Yu Chiang</u> (National Tsing-Hua University, Taiwan); <u>Chun Lin</u> and <u>Chia-Cheng Wu</u> (National Tsing Hua University, Taiwan); <u>Yung-Chih Chen</u> (Yuan Ze University, Taiwan); <u>Chun-Yao Wang</u> (National Tsing Hua University, Taiwan)

15:05 A Novel Test Vector Generation Method for Hardware Trojan Detection...80

<u>Anindan Mondal</u>, <u>Mahabub Hasan Mahalat</u> and <u>Suraj Mandal</u> (NIT Durgapur, India); <u>Suchismita Roy</u> (NIT, Durgapur, India); <u>Bibhash Sen</u> (DS 9A NIT Durgapur & National Institute Of Technology - Durgapur, India)

15:30 Reconfigurable Routing Paths as Noise Generators Using NoC Platform for Hardware Security Applications...86

<u>Weng-Geng Ho</u>, <u>Ali Akbar Pammu</u>, <u>Kyaw Zwa Lwin Ne</u> and <u>Kwen Siong Chong</u> (Nanyang Technological University, Singapore); <u>Bah Hwee Gwee</u> (NTU, Singapore)

W2B: Digital Signal Processing

Chair: Arindam Basu (Nanyang Technological University, Singapore)

14:40 *A* **10-GHz** *Fast-Locked All-Digital Frequency Synthesizer with Frequency-Error Detection...92* <u>Guan-Min Luo</u> and <u>Ching-Yuan</u> Yang (National Chung Hsing University, Taiwan)

15:05 Error-latency Trade-Off for Asynchronous Stochastic Computing with Sigma-Delta Streams for the IoT...97 Luisa P Gonzalez, Mircea Stan and Stephen G. Wilson (University of Virginia, USA)

15:30 Folded and Deterministic Stochastic MAC for High Accuracy and Hardware Efficient Convolution

Ming Ming Wong (Agency for Science, Technology and Research (A*STAR), Singapore); Anh Tuan DO (Institute of Microelectronics, A*STAR, Singapore)

Wednesday, September 4 14:40 - 16:00

W2C: Special Session II: SoC Architecture and Circuit for IoT Applications-I

Chair: Lan-Da Van (National Chiao Tung University, Taiwan)

14:40 An All-Digital Temperature Sensor with Process and Voltage Variation Tolerance for IoT Applications...109
<a href="https://doi

15:00 *ML-based Thermal Sensor Calibration by Bivariate Gaussian Mixture Model Estimation...113* Wei-Chien Kuo, Li-wei Liu, Yen-Chin Liao and Hsie-Chia Chang (National Chiao Tung University, Taiwan)

15:20 Pvalite CLN: Lightweight Object Detection with Classfication and Localization Network...118

<u>Ching-Kan Tseng</u> and <u>Chi-Chi Tsai</u> (National Chiao-Tung University, Taiwan); <u>Jiun-In Guo</u> (Department of Electronics Engineering, National Chiao-Tung University, Taiwan)

15:40 A Digital-Enhanced Interferometric Radar Sensor for Physiological Sign Monitoring...122 Zhongyuan Fang and Liheng Lou (Nanyang Technological University, Singapore)

Wednesday, September 4 16:00 - 16:20

Tea Break (Melati Main 4102-4104)

Wednesday, September 4 16:20 - 18:00

W3A: Design Exploitation on Emerging Topics

Chair: Kun-Chih Chen (National Sun Yat-Sen University, Taiwan)

16:20 Dimension Reduction for Efficient Pattern Recognition in High Spatial Resolution Data Using Quantum Algorithms...126

Naveed Mahmud and Esam El-Araby (University of Kansas, USA)

16:45 DiaNet: An Efficient Multi-Grained Re-configurable Neural Network in Silicon...132

<u>Renyuan Zhang</u> (Nara Institute of Science and Technology, Japan); <u>Yan Chen</u> (Nara Advanced Institute of Science and Technology, Japan); <u>Takashi Nakada</u> (NAIST, Japan); <u>Yasuhiko Nakashima</u> (Nara Institute of Science and Technology, Japan)

17:10 Loop Optimizations of MGS-QRD Algorithm for FPGA High-Level Synthesis...138

<u>Chong Yeam Tan</u> and <u>Chia Yee Ooi</u> (Universiti Teknologi Malaysia, Malaysia); <u>Nordinah Ismail</u> (Universiti Teknologi Malaysia (UTM), Malaysia)

17:35 An Efficient Event-driven Neuromorphic Architecture for Deep Spiking Neural Networks...144

<u>Duy-Anh Nguyen</u> (VNU University of Engineering and Technology, Vietnam); <u>Francesca Iacopi</u> (University of Technology Sydney, Vietnam); <u>Xuan-Tu Tran</u> (Vletnam National University, Hanoi, Vietnam)

W3B: Wireline & Wireless Communication

Chair: Sujay Deb (IIIT Delhi, India)

16:20 A 45 Gb/s, 98 fJ/bit, 0.02 Mm2 Transimpedance Amplifier with Peaking-Dedicated Inductor in 65-Nm CMOS...150

<u>Akira Tsuchiya</u> (The University of Shiga Prefecture, Japan); <u>Akitaka Hiratsuka</u> (Kyoto University, Japan); <u>Kenji Tanaka</u> (NTT Device Technology Labs, NTT Corporation, Japan); <u>Hiroyuki Fukuyama</u> (NTT Device Technology Labs, NTT Corporation); <u>Naoki Miura</u> (NTT Device Technology Labs, NTT Corporation); <u>Hidetoshi Onodera</u> (Kyoto University, Japan)

16:45 *Group Delay Compensation by Combining 3-Tap FFE with CTLE for 80Gbps-PAM4 Optical Transmitter...155* <u>Jiquan Li</u> (Southeast University, P.R. China); <u>Ying mei Chen</u> (SEU, P.R. China); <u>Zhen Zhang</u>, <u>Hui Wang</u>, <u>Chao</u> <u>Guo</u> and <u>Binbin Yang</u> (Southeast University, P.R. China)

17:10 Design of Crosstalk Noise Filter for Multi-Channel Transimpedance Amplifier...161

<u>Shinya Tanimura</u> (University of Shiga Prefecture, Japan); <u>Akira Tsuchiya</u> (The University of Shiga Prefecture, Japan); <u>Ryosuke Noguchi</u> (University of Shiga Prefecture, Japan); <u>Toshiyuki Inoue</u> and <u>Keiji Kishine</u> (The University of Shiga Prefecture, Japan)

17:35 A Quad Linear 56Gbaud PAM4 Transimpedance Amplifier in 0.18Um SiGe BiCMOS Technology...165

Hui Wang (Southeast University, P.R. China); Ying mei Chen, Yuan Gao and Lin Li (SEU, P.R. China); Zhen Zhang, Chao Guo and Jiquan Li (Southeast University, P.R. China)

W3C: Special Session III: FPGA-based Processor for Intelligent Sensing

Chairs: Wang Chao (Huazhong University of Science and Technology, P.R. China), Jun Zhou (University of Electronic Science and Technology of China, P.R. China)

16:20 A 4K Vision Computing Platform with Convolutional Neural Network Engine on FPGA...171

Ke Xu (ZTE Microelectronics Research Institute, P.R. China); Fang Zhu (ZTE Corporation, P.R. China); Xiao Zhang, Bin Han, Jiewei Xiao, Hong Wang, Dehui Kong, Zhou Han, Degen Zhen, Guoning Lu, Jisong Ai, Xin Liu and Zhi Huang (ZTE Microelectronics Research Institute, P.R. China)

16:45 *A Minimal Adder-oriented 1D DST-VII/DCT-VIII Hardware Implementation for VVC Standard...176* <u>Yixuan Zeng</u> (Fudan University, P.R. China); <u>Heming Sun</u> and <u>Jiro Katto</u> (Waseda University, Japan); <u>Xiaoyang</u> <u>Zeng</u> (Fudan University, P.R. China); <u>Yibo Fan</u> (State Key Lab of ASIC and System, Fudan University, P.R. China)

17:10 A Power-Efficient Programmable DCNN Processor for Intelligent Sensing...181

<u>Bo Wang, Jiayan Gan, Yuxiang Xie</u> and <u>Yin Wang</u> (University of Electronic Science and Technology of China, P.R. China); <u>Zhuoling Xiao</u> (University of Oxford, United Kingdom (Great Britain)); <u>Jun Zhou</u> (University of Electronic Science and Technology of China, P.R. China)

17:35 FPGA-based Object Detection Processor with HOG Feature and SVM Classifier...187 <u>Fengwei An, Peng Xu</u> and <u>Zhihua Xiao</u> (Southern University of Science and Technology, P.R. China); <u>Wang Chao</u> (Huazhong University of Science and Technology, P.R. China)

Wednesday, September 4 18:30 - 20:00

WF: Ph.D. Forum

Chair: Danella Zhao (Old Dominion University, USA)

Efficient Hardware Acceleration of Convolutional Neural Networks...191

<u>Kala S</u> (Cochin University of Science And Technology, India); <u>Babita R. Jose</u> (Cochin University of Science and Technology, India); <u>Jimson Mathew</u> (IIT Patna & Computer Science Dept, India); <u>Nalesh S</u> (CUSAT, India)

Synthesis of Linear and Non-linear Analog Circuits...193

<u>Debanjana Datta</u> (IIEST, Shibpur, India); <u>Baidyanath Ray</u> (Indian Institute of Engineering, Science and Technology, Shibpur, India); <u>Ayan Banerjee</u> (Indian Institute of Engineering Science and Technology, India)

Reactive and Proactive Threat Detection and Prevention for the Internet of Things...195

<u>Matthew Hagan</u> (Queens University Belfast, United Kingdom (Great Britain)); <u>Sakir Sezer</u> (Queen's University Belfast & CTO Titan IC, United Kingdom (Great Britain)); <u>Kieran McLaughlin</u> (Queen's University Belfast, United Kingdom (Great Britain))

WP: Poster Session & Reception

Chair: Danella Zhao (Old Dominion University, USA)

A Smart Single-Sensor Device for Instantaneously Monitoring Lower Limb Exercises...197

<u>Yan-Ping Chang</u> (National Tsing Hua University, Taiwan); <u>Teng-Chia Wang</u> (National TSING HUA University, Taiwan); <u>Yun-Ju Lee</u> and <u>Chia-Chun Lin</u> (National Tsing Hua University, Taiwan); <u>Yung-Chih Chen</u> (Yuan Ze University, Taiwan); <u>Chun-Yao Wang</u> (National Tsing Hua University, Taiwan)

Hardware Obfuscation of AES IP Core Using Combinational Hardware Trojan Circuit...N/A

Surbhi Chhabra and Kusum Lata (The LNM Institute of Information Technology, Jaipur, India)

Reliable Fail-Operational Automotive E/E-Architectures by Dynamic Redundancy and Reconfiguration...203
Florian Oszwald (BMW Group, Germany); Philipp Obergfell (BMW Group Research, New Technologies, Innovations, Germany); Matthias Traub (BMW Group, Germany); Juergen Becker (Karlsruhe Institute of Technology, Germany)

A 100 KS/s 8-10 Bit Resolution-Reconfigurable SAR ADC for Bioelectronics Application...209

<u>Yunfeng Hu</u> (University of Electronic Science and Technology of China, Zhongshan Institute, P.R. China); <u>Lisheng Chen</u> (University of Electronic Science and Technology of China, Zhongshan Institute, Hong Kong); <u>Hui Chen, Yi Wen, Huabin Zhang</u> and <u>Xiaojia Liu</u> (University of Electronic Science and Technology of China, Zhongshan Institute, P.R. China)

Energy-Aware Workload Allocation for Distributed Deep Neural Networks in Edge-Cloud Continuum...213
Yi Jin, Jiawei Xu, Yuxiang Huan, Yulong Yan and Lirong Zheng (Fudan University, P.R. China); Zhuo Zou (Fudan University & KTH Royal Institute of Technology, Sweden)

Establishing Cyber Resilience in Embedded Systems for Securing Next-Generation Critical Infrastructure...218

Fahad Siddiqui (Queens University Belfast & The Centre for Secure Information Technologies (CSIT), United Kingdom (Great Britain)); Matthew Hagan (Queens University Belfast, United Kingdom (Great Britain)); Sakir Sezer (Queen's University Belfast & CTO Titan IC, United Kingdom (Great Britain))

Hardware Efficient NIPALS Architecture for Principal Component Analysis of Hyper Spectral Images...224

<u>Sai Praveen Kadiyala</u> (Nanyang Technological University, Singapore); <u>Vikram Kumar Pudi</u> (Indian Institute of Technology, Tirupati, India); <u>Mohit Garg</u> (Birla Institute of Technology and Science (BITS) Pilani, India); <u>Hau Ngo</u> (United States Naval Academy, USA); <u>Siew Kei Lam</u> and <u>Srikanthan Thambipillai</u> (Nanyang Technological University, Singapore)

Efficient Router Architecture for Trace Reduction During NoC Post-Silicon Validation...230

<u>Sidhartha Sankar Rout</u> (Indraprastha Institute of Information Technology, Delhi (IIIT Delhi), India); <u>Suyog Bhimrao Patil</u> (Indraprastha Institute of Information Technology Delhi, India); <u>Vaibhav Ishwarlal Chaudhari</u> (Indraprastha Institute of Information Technology Delhi (IIIT Delhi), India); <u>Sujay Deb</u> (IIIT Delhi, India)

Timing Aware Wrapper Cells Reduction for Pre-bond Testing in 3D-ICs...236

Pei-An Ho, Yen-Hao Chen, Allen Wu and TingTing Hwang (National Tsing Hua University, Taiwan)

Coverage Driven Verification Methodology for Asynchronous Neuromorphic Routers...242

<u>Yun Kwan Lee</u> (Agency for Science, Technology and Research & Institute of Microelectronics, Singapore); <u>Vishnu P. Nambiar</u> (Institute of Microelectronics, A*STAR, Singapore); <u>Junran Pu</u> and <u>Wang Ling Goh</u> (Nanyang Technological University, Singapore); <u>Anh Tuan DO</u> (Institute of Microelectronics, A*STAR, Singapore)

28Nm 0.3V 1W2R Sub-Threshold FIFO Memory for Multi-Sensor IoT Applications...248

<u>Po-Tsang Huang</u> and <u>Huan-Jan Tseng</u> (National Chiao Tung University, Taiwan); <u>Shang-Lin Wu</u> (Nation Chiao Tung University, Taiwan); <u>Wei-Chang Wang</u> and <u>Sheng-Chi Lung</u> (Faraday Technology Corporation, Taiwan); <u>Wei Hwang</u> and <u>Ching-Te Chuang</u> (National Chiao Tung University, Taiwan)

Accelerating Binary-Matrix Multiplication on FPGA...254

<u>Debjyoti Bhattacharjee</u>, <u>Anupam Chattopadhyay</u> and <u>Ricardo Liwongan</u> (Nanyang Technological University, Singapore)

LIGHTER-R: Optimized Reversible Circuit Implementation for SBoxes...260

<u>Vishnu Asutosh Dasu</u> (Manipal Institute of Technology, India); <u>Anubhab Baksi</u> (School of Computer Science & Engineering, Nanayang Technological University, Singapore); <u>Sumanta Sarkar</u> (TCS Innovation Labs, India); <u>Anupam Chattopadhyay</u> (Nanyang Technological University, Singapore)

Runtime Packet-Dropping Detection of Faulty Nodes in Network-on-Chip...266

<u>Luka Daoud</u> and <u>Nader Rafla</u> (Boise State University, USA)

N2OC: Neural-Network-on-Chip Architecture...272

Kasem Khalil, Omar Eldash, Ashok Kumar and Magdy Bayoumi (University of Louisiana at Lafayette, USA)

Current-Reuse LC Divide-by-8 Injection-Locked Frequency Divider...488

Wen Cheng Lai (National Taiwan University of Science and Technology, Taiwan)

A 90μW, 2.5GHz High Linearity Programmable Delay Cell for Signal Duty-Cycle Adjustment...278

<u>Tobias Schirmer</u>, <u>Mahdi Khafaji</u>, <u>Jan Pliva</u> and <u>Frank Ellinger</u> (Technische Universität Dresden, Germany)

A 2.7-Gb/s Clock and Data Recovery Circuit Based on D/PLL...284

You-Sheng Lin, Miao-Shan Li and Ching-Yuan Yang (National Chung Hsing University, Taiwan)

Analysis and Modeling of Passive LC Filters Using Node Elimination Technique...289

Sotoudeh Hamedi-Hagh (San Jose State University, USA)

A Hardware Perspective on the ChaCha Ciphers: Scalable Chacha8/12/20 Implementations Ranging from 476 Slices to Bitrates of 175 Gbit/s...294

<u>Johannes Pfau</u> (Karlsruhe Institute of Technology, Germany); <u>Maximilian Reuter</u> (TU Darmstadt, Germany); <u>Tanja Harbaum</u> (Karlsruhe Institute of Technology, Germany); <u>Klaus Hofmann</u> (TU Darmstadt, Germany); <u>Juergen Becker</u> (Karlsruhe Institute of Technology, Germany)

Acceleration of Polynomial Matrix Multiplication on Zynq-7000 System-on-Chip...300

<u>Server Kasap</u> (University of Essex & Intelligent Embedded Systems and Environments, United Kingdom (Great Britain)); <u>Soydan Redif</u> (European University of Lefke, Turkey); <u>Eduardo Wachter</u> (University of Essex, United Kingdom (Great Britain))

Radiation-degradation Analysis and a Circuit Performance Improvement Method for Optoelectronic Field Programmable Gate Array...306

Hirotoshi Ito and Minoru Watanabe (Shizuoka University, Japan)

Thursday, September 5

Thursday, September 5 9:00 - 9:50

Thursday Keynote: Survival of The Fittest: Circuits and Architectures for Computation with Wide Power-Performance Adaptation Beyond Voltage Scaling

Prof. Massimo Alioto, National University of Singapore, Singapore

Chair: Magdy Bayoumi (University of Louisiana at Lafayette, USA)

Thursday, September 5 9:50 - 10:40

Thursday Plenary: Anchoring Security in the Connected World

Jerome Tija, Senior Director, Head of Development Centre Infineon Technologies Asia Pacific Pte Ltd

Thursday, September 5 10:40 - 11:00

Tea Break (Melati Main 4102-4104)

Thursday, September 5 11:00 - 12:15

T1A: Intelligent Design for Edge Computing

Chair: Mircea Stan (University of Virginia, USA)

11:00 0.8 BER 1.2 pJ/bit Arbiter-based PUF for Edge Computing Using Phase-Difference Accumulation Technique...312

<u>Anh Tuan DO</u> (Institute of Microelectronics, A*STAR, Singapore)

11:25 EBBIOT: A Low-complexity Tracking Algorithm for Surveillance in IoVT Using Stationary Neuromorphic Vision Sensors...318

<u>Jyotibdha Acharya</u> (Nanyang Technological University, Singapore); <u>Andres Ussa Caycedo</u> (National University of Singapore, Singapore); <u>Vandana Reddy Padala</u> and <u>Rishi Raj Sidhu Singh</u> (Nanyang Technological University,

Singapore); <u>Garrick Orchard</u> and <u>Bharath Ramesh</u> (National University of Singapore, Singapore); <u>Arindam</u> <u>Basu</u> (Nanyang Technological University, Singapore)

11:50 An Efficient Implementation of Arbiter PUF on FPGA for IoT Application...324

Mahabub Hasan Mahalat, <u>Suraj Mandal</u> and <u>Anindan Mondal</u> (NIT Durgapur, India); <u>Bibhash Sen</u> (DS 9A NIT Durgapur & National Institute Of Technology - Durgapur, India)

T1B: Design Optimization for Approximate Computing

Chairs: Esam El-Araby (University of Kansas, USA), Michiko Inoue (Nara Institute of Science and Technology, Japan)

11:00 Energy-Efficient and High-Speed Approximate Signed Multipliers with Sign-Focused Compressors...330 Yi Guo, Heming Sun and Shinji Kimura (Waseda University, Japan)

11:25 Energy-Area-Efficient Approximate Multipliers for Error-Tolerant Applications on FPGAs...336 Toan Van Nguyen and Jeong-Gun Lee (Hallym University, Korea)

11:50 Fused Multiply-Add for Variable Precision Floating-Point...342

Alberto Nannarelli (Technical University of Denmark, Denmark)

Thursday, September 5 11:00 - 12:20

T1C: Special Session IV: eNVM based In-Memory Computing for Intelligent and Secure SoCs

Chair: Kejie Huang (Zhejiang University, P.R. China)

11:00 *eNVM Based In-memory Computing for Intelligent and Secure Computing Systems...348* <u>Kejie Huang</u> and <u>Chuyun Qin</u> (Zhejiang University, P.R. China)

11:20 Enabling Neuromorphic Computing: BEOL Integration of CMOS RRAM Chip and Programmable Performance...354

<u>Weijie Wang</u> (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore); <u>Victor Yiqian Zhuo</u>, <u>Zhixian Chen</u>, <u>Hock Koon Lee</u>, <u>Minghua Li</u> and <u>Wendong Song</u> (Institute of Microelectronics, Agency of Science, Technology and Research, Singapore)

11:40 ReRAM Non-Volatile AES Encryption Engine for IoT Application...359

<u>Li Fei</u> (Institute of Microelectronics & Singapore, Singapore); <u>Jayce Lay Keng Lim</u> (Institute of Microelectronics, Singapore)

12:00 Co-Design of Highly Uniform ReRAM Arrays in 180Nm CMOS Technology for Neuromorphic Systems...365

Victor Yiqian Zhuo (Institute of Microelectronics, Agency of Science, Technology and Research, Singapore); Weijie

Wang (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore); Zhixian Chen, Hock

Koon Lee, Minghua Li and Wendong Song (Institute of Microelectronics, Agency of Science, Technology and

Research, Singapore)

Thursday, September 5 12:20 - 13:30

Lunch (Melati Main 4102-4104)

Thursday, September 5 13:30 - 15:10

T2A: Low Power Design

Chair: Alberto Nannarelli (Technical University of Denmark, Denmark)

13:30 Voltage Stacked Design of a Microcontroller for near/sub-threshold Operation...370

<u>Kamlesh Singh</u> and <u>Barry De Bruin</u> (Eindhoven University of Technology, The Netherlands); <u>Jos Huisken</u> (University of Technology Eindhoven, Netherlands, The Netherlands); <u>Hailong Jiao</u> (Peking University Shenzhen Graduate School, P.R. China); <u>Jose de Gyvez</u> (Eindhoven University of Technology, The Netherlands)

13:55 Dynamic Supply Voltage Level Generation for Minimum Energy Real Time Tasks Using Geometric Programming...376

Manohara H t and B p Harish (UVCE & Bangalore University, India)

14:20 ML-based Reinforcement Learning Approach for Power Management in SoCs...382

<u>David Akselrod</u> (Advanced Micro Devices, Canada)

14:45 A Speed and Energy Focused Framework for Dynamic Hardware Reconfiguration...388

Omar Eldash, Kasem Khalil, Ashok Kumar and Magdy Bayoumi (University of Louisiana at Lafayette, USA)

T2B: System Level Design Optimization

Chair: Kevin Fong (National University of Singapore, Singapore)

13:30 Learning of Multi-Dimensional Analog Circuits Through Generative Adversarial Network (GAN)...394 <u>Salahuddin Raju</u> (Scientist, Singapore); <u>Rahul Dutta</u> (Principal Research Engineer, Singapore); <u>Ashish James</u> (A*STAR, Singapore); <u>Chemmanda John Leo</u> (Scientist, Singapore); <u>Yong-Joon Jeon</u> (Institute of Microelectronics, A*STAR, Singapore); <u>Balagopal Unnikrishnan</u> (National University of Singapore, Singapore); <u>Chuan Sheng Foo</u> (Institute for

Infocomm Research, Singapore); <u>Zeng Zeng</u> (A*STAR, Singapore); <u>Kevin Chai Tshun Chuan</u> (Scientist, Singapore); <u>Vijay Chandrasekhar</u> (Institute for Infocomm Research, Singapore)

13:55 Crosstalk-aware TSV-buffer Insertion in 3D IC...400

Yen-Hao Chen, Po-Chen Huang, Fu-Wei Chen, Allen Wu and TingTing Hwang (National Tsing Hua University, Taiwan)

14:20 Register Requirement Minimization of Fixed-Depth Pipelines for Streaming Data Applications...406 Thomas Goldbrunner, Nguyen Anh Vu Doan, Diogo Poças, Thomas Wild and Andreas Herkersdorf (Technical University of Munich, Germany)

14:45 Cycle-Accurate Evaluation of Software-Hardware Co-Design of Decimal Computation in RISC-V Ecosystem...412

Riaz-Ul-Hague Mian, Michihiro Shintani and Michiko Inoue (Nara Institute of Science and Technology, Japan)

T2C: Special Session V: Hardware Security

Chair: Avi Mendelson (Computer Science Technion & Technion, Israel)

13:30 ITUS: A Secure RISC-V System-on-Chip...418

<u>Vinay B. Y. Kumar</u> and <u>Anupam Chattopadhyay</u> (Nanyang Technological University, Singapore); <u>Jawad Haj-Yahya</u> (A-Star, Singapore); <u>Avi Mendelson</u> (Computer Science Technion & Technion, Israel)

13:50 Optimizing Implementations of Lightweight Cryptographic Building Blocks...N/A

Siang Meng Sim (DSO National Laboratories, Singapore)

14:10 Protecting the Integrity of Processor Cores with Logic Encryption...424

Dominik Šišejković, Farhad Amirali Merchant and Rainer Leupers (RWTH Aachen University, Germany)

14:30 Secure Speculative Core...426

Avi Mendelson (Computer Science Technion & Technion, Israel)

14:50 MSMPX: Microarchitectural Extensions for Meltdown Safe Memory Protection...432

Gnanambikai Krishnakumar and Chester D. Rebeiro (Indian Institute of Technology Madras, India)

Thursday, September 5 15:10 - 15:30

Tea Break (Melati Main 4102-4104)

Thursday, September 5 15:30 - 17:00

Panel Discussion: Machine Learning & IoT: Which is the Enabler?

Jurgen Becker (KIT), Massimo Alioto (NUS), Jerome Tjia (Infineon Tech), Mircea Stan (Virginia Tech)

Chair: Magdy Bayoumi (University of Louisiana at Lafayette, USA)

Thursday, September 5 18:00 - 21:00

Banquet Dinner with Show

Friday, September 6

Friday, September 6 9:00 - 10:40

F1A: Design Track...N/A

Chair: Thomas Buechner (IBM Germany Research & Development, Germany)

9:00 Scalable Physical Design Approach for Many-core Neuromorphic System-on-Chip...N/A

<u>Aarthy Mani</u> (Institute of Microelectronics, Singapore); <u>Vishnu P. Nambiar</u> and <u>Anh Tuan DO</u> (Institute of Microelectronics, A*STAR, Singapore); <u>Bin Zhao</u> (IME, Singapore)

9:20 14.5 GHz Clock Custom Digital Design Methodology Utilizing Back Bias Tuning Capability in 22Nm FD-SOI CMOS Technology...N/A

Renju Raju Thomas, Nanko Verwaal, Jan Sundermeyer and Conrad Zerna (Fraunhofer IIS, Erlangen)

9:40 Early Diagnoses of Alzheimer Using EEG Data and Deep Neural Networks Classification...N/A

Mohamed Ismail (TU-Darmstadt, Germany); Mohamed Abd El Ghany (German University in Cairo & TU Darmstadt, Egypt); Klaus Hofmann (TU Darmstadt, Germany)

10:00 Integration of Safety Related IP's into SoC's - Challenges and Mitigations...N/A

Shivakumar Chonnad (Synopsys Inc, USA); Vladimir Litovtchenko (Synopsys GmbH, Germany)

10:20 Embedded 6-T SRAM with Novel Self-Adaptive Write Enhance Scheme for Improved Fmax...N/A

Vijit Gadi (Synopsys Inc, India); Kunjan Bhatt and Sanjay Yadav (Synopsys, India)

F1B: Special Session VI: SoC Architecture and Circuit for IoT Applications-II

Chairs: Kwen Siong Chong (Nanyang Technological University, Singapore), Lan-Da Van (National Chiao Tung University, Taiwan)

9:00 Scalable DU Architecture for IoT Massive Connection...438

Kuohua Sung (National Chaio Tung University, Taiwan); Terngyin Hsu (NCTU, Taiwan)

9:25 Efficient Overlapped and Interleaved Successive Cancellation List Polar Decoders for IoT...N/AQiang Liu and Xiaofeng Zhou (Southeast University, P.R. China); Shunqing Zhang (Shanghai University, P.R.

China); Zaichen Zhang (National Mobile Communications Research Laboratory, Southeast University, P.R. China); Xiaohu You (National Mobile communication Research Lab., Southeast University, P.R. China); Yifei Shen (Southeast University, P.R. China); Chuan Zhang (National Mobile Communications Research Laboratory, Southeast University, P.R. China)

9:50 A Neural-Network-Based Non-linear Interference Cancellation Scheme for Wireless IoT Backhaul with Dual-Connectivity...444

<u>Huiliang Zhang</u> and <u>Zhonglong Wang</u> (Peking University, P.R. China); <u>Fei Qin</u> (vivo Mobile Communication Technology Co., Ltd, Beijing, P.R. China); <u>Meng Ma</u> and <u>Jianhua Zhang</u> (Peking University, P.R. China)

10:15 *High-Efficiency Step-Down Multi-Mode Switching DC-DC Converter for IoT Devices...449*<u>Hsiang-Ming Yen</u> (National Chiao Tung University, Taiwan); <u>Chia-Ling Wei</u> (National Cheng Kung University, Taiwan); Chi-Shi Chen (National Chip Implementation Center, Taiwan)

Friday, September 6 10:40 - 11:00

Tea Break

Friday, September 6 11:00 - 12:15

F2A: RF, Analog and Mixed-signal Circuits II

Chair: Andrew Marshall (University of Texas at Dallas, USA)

11:00 Cell-based Coherent Design Methodology for Linear and Non-linear Analog Circuits...455

Debanjana Datta (IIEST, Shibpur, India); Mousumi Bhanja (CVRCE, Bhubaneswar, India); Anirban Chaudhuri (IIEST, Shibpur, India); Baidyanath Ray (Indian Institute of Engineering, Science and Technology, Shibpur, India); Ayan Banerjee (Indian Institute of Engineering Science and Technology, India)

11:25 A Digitally Controllable Passive Variable Slope Gain Equalizer for Wideband Radio Frequency Systemon-Chip Applications...461

Sreekesh Lakshminarayanan and Klaus Hofmann (Technische Universität Darmstadt)

11:50 A 100-mVpp Input Range 10-kHz BW VCO-based CT-DSM Neuro-Recording IC in 40-Nm CMOS...466 Wei Zhou and Wang Ling Goh (Nanyang Technological University, Singapore); Yi Chen (Beijing Academy of Edge Computing, P.R. China); Tan Tan Zhang (Institute of Microelectronics, Agency of Science, Technology and Research (A*STAR), Singapore); Yuan Gao (Institute of Microelectronics, A*STAR, Singapore)

Friday, September 6 11:00 - 12:20

F2B: Special Session VII: Integrated Wearable Electromagnetic-Acoustics Sensing Circuits and Systems Towards SoC Chip Integration

Chair: Ramalingam Sridhar (University at Buffalo, USA)

11:00 Radar Transceivers for Inverse Synthetic Aperture Radar (ISAR) Imaging of Human Activity in 65Nm CMOS...471

<u>Liheng Lou</u> and <u>Zhongyuan Fang</u> (Nanyang Technological University, Singapore)

11:20 Mixed-Signal Circuits and Architectures for Energy-Efficient In-Memory and In-Sensor Computation of Artificial Neural Networks...475

Bongjin Kim (Nanyang Technological University, Singapore)

11:40 AxC-CS: Approximate Computing for Hardware Efficient Compressed Sensing Encoder Design...479 Wenfeng Zhao (University of Minnesota, USA); Biao Sun (Tianjin University, P.R. China); Jian Chen (ShanghaiTech University, P.R. China); Yajun Ha (Shanghaitech University, P.R. China)

12:00 A Low Power Analog Front-end for Ultrasound Receiver...484<u>Chuanshi Yang</u> and <u>Zhongyuan Fang</u> (Nanyang Technological University, Singapore)

Friday, September 6 12:20 - 12:30

Closing Remarks

Magdy Bayoumi, Gwee Bah Hwee, Conference General Chairs