

# **32nd Euromicro Conference on Real-Time Systems**

**ECRTS 2020, July 7–10, 2020, Virtual Conference**

Edited by

**Marcus Völp**



*Editors*

**Marcus Völp** 

University of Luxembourg, Luxembourg  
marcus.voelp@uni.lu

*ACM Classification 2012*

Computer systems organization → Embedded and cyber-physical systems; Computer systems organization  
→ Real-time systems; Software and its engineering → Real-time systems software; Software and its  
engineering → Real-time schedulability

**ISBN 978-3-95977-152-8**

PRINT ISBN: 978-1-7138-1473-3

*Published online and open access by*

Schloss Dagstuhl – Leibniz-Zentrum für Informatik GmbH, Dagstuhl Publishing, Saarbrücken/Wadern,  
Germany. Online available at <https://www.dagstuhl.de/dagpub/978-3-95977-152-8>.

*Publication date*

June, 2020

*Bibliographic information published by the Deutsche Nationalbibliothek*

The Deutsche Nationalbibliothek lists this publication in the Deutsche Nationalbibliografie; detailed  
bibliographic data are available in the Internet at <https://portal.dnb.de>.

*License*

This work is licensed under a Creative Commons Attribution 3.0 Unported license (CC-BY 3.0):  
<https://creativecommons.org/licenses/by/3.0/legalcode>.

In brief, this license authorizes each and everybody to share (to copy, distribute and transmit) the work  
under the following conditions, without impairing or restricting the authors' moral rights:

- Attribution: The work must be attributed to its authors.

The copyright is retained by the corresponding authors.



Digital Object Identifier: 10.4230/LIPIcs.ECRTS.2020.0

**ISBN 978-3-95977-152-8**

**ISSN 1868-8969**

<https://www.dagstuhl.de/lipics>

## Contents

Preface <i>Marcus Völp</i> .....	0:ix–0:x
Committees .....	0:xi–0:xiii
Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors <i>Gero Schwärzicke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, and Marco Caccamo</i> .....	1:1–1:24
CPU Energy-Aware Parallel Real-Time Scheduling <i>Abusayeed Saifullah, Sezana Fahmida, Venkata P. Modekurthy, Nathan Fisher, and Zhishan Guo</i> .....	2:1–2:26
PASTime: Progress-Aware Scheduling for Time-Critical Computing <i>Soham Sinha, Richard West, and Ahmad Golchin</i> .....	3:1–3:24
Dynamic Interference-Sensitive Run-time Adaptation of Time-Triggered Schedules <i>Stefanos Skalistis and Angeliki Kritikakou</i> .....	4:1–4:22
Improving the Accuracy of Cache-Aware Response Time Analysis Using Preemption Partitioning <i>Filip Marković, Jan Carlson, Sebastian Altmeyer, and Radu Dobrin</i> .....	5:1–5:23
Nested, but Separate: Isolating Unrelated Critical Sections in Real-Time Nested Locking <i>James Robb and Björn B. Brandenburg</i> .....	6:1–6:23
The Safe and Effective Use of Learning-Enabled Components in Safety-Critical Systems <i>Kunal Agrawal, Sanjoy Baruah, and Alan Burns</i> .....	7:1–7:20
Attack Detection Through Monitoring of Timing Deviations in Embedded Real-Time Systems <i>Nicolas Bellec, Simon Rokicki, and Isabelle Puaut</i> .....	8:1–8:22
Demystifying the Real-Time Linux Scheduling Latency <i>Daniel Bristot de Oliveira, Daniel Casini, Rômulo Silva de Oliveira, and Tommaso Cucinotta</i> .....	9:1–9:23
AMD GPUs as an Alternative to NVIDIA for Supporting Real-Time Workloads <i>Nathan Otterness and James H. Anderson</i> .....	10:1–10:23
Turning Futexes Inside-Out: Efficient and Deterministic User Space Synchronization Primitives for Real-Time Systems with IPCP <i>Alexander Zuepke</i> .....	11:1–11:23
Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs <i>Francesco Restuccia, Marco Pagani, Alessandro Biondi, Mauro Marinoni, and Giorgio Buttazzo</i> .....	12:1–12:23

On How to Identify Cache Coherence: Case of the NXP QorIQ T4240 <i>Nathanaël Sensfelder, Julien Brunel, and Claire Pagetti</i> .....	13:1–13:22
Simultaneous Multithreading and Hard Real Time: Can It Be Safe? <i>Sims Hill Osborne and James H. Anderson</i> .....	14:1–14:25
Tracing Hardware Monitors in the GR712RC Multicore Platform: Challenges and Lessons Learnt from a Space Case Study <i>Xavier Palomo, Mikel Fernandez, Sylvain Girbal, Enrico Mezzetti, Jaume Abella, Francisco J. Cazorla, and Laurent Rioux</i> .....	15:1–15:25
Discriminative Coherence: Balancing Performance and Latency Bounds in Data-Sharing Multi-Core Real-Time Systems <i>Mohamed Hassan</i> .....	16:1–16:24
Impact of AS6802 Synchronization Protocol on Time-Triggered and Rate-Constrained Traffic <i>Anaïs Finzi and Luxi Zhao</i> .....	17:1–17:22
Offloading Safety- and Mission-Critical Tasks via Unreliable Connections <i>Lea Schönberger, Georg von der Brüggen, Kuan-Hsun Chen, Benjamin Sliwa, Hazem Youssef, Aswin Karthik Ramachandran Venkatapathy, Christian Wietfeld, Michael ten Hompel, and Jian-Jia Chen</i> .....	18:1–18:22
The Time-Triggered Wireless Architecture <i>Romain Jacob, Licong Zhang, Marco Zimmerling, Jan Beutel, Samarjit Chakraborty, and Lothar Thiele</i> .....	19:1–19:25
Evaluation of the Age Latency of a Real-Time Communicating System Using the LET Paradigm <i>Alix Munier Kordon and Ning Tang</i> .....	20:1–20:20
Control-System Stability Under Consecutive Deadline Misses Constraints <i>Martina Maggio, Arne Hamann, Eckart Mayer-John, and Dirk Ziegenbein</i> .....	21:1–21:24
Abstract Response-Time Analysis: A Formal Foundation for the Busy-Window Principle <i>Sergey Bozhko and Björn B. Brandenburg</i> .....	22:1–22:24
Analysis of Memory-Contention in Heterogeneous COTS MPSoCs <i>Mohamed Hassan and Rodolfo Pellizzoni</i> .....	23:1–23:24
smARTflight: An Environmentally-Aware Adaptive Real-Time Flight Management System <i>Anam Farrukh and Richard West</i> .....	24:1–24:22