
Advanced Gate Stack, Source/Drain and Channel Engineering for Si-Based CMOS 3: New Materials, Processes and Equipment

Editors:

M. C. Öztürk

North Carolina State University
Raleigh, North Carolina, USA

H. Iwai

Tokyo Institute of Technology
Yokohama, Japan

D.-L. Kwong

University of Texas at Austin
Austin, Texas, USA

P. J. Timans

Mattson Technology Inc.
Fremont, California, USA

E. P. Gusev

Qualcomm MEMS Technologies
San Jose, California, USA

S. J. Koester

IBM T. J. Watson Research Center
Yorktown Heights, New York, USA

F. Roozeboom

NXP Semiconductors Research
Eindhoven, The Netherlands

Sponsoring Divisions:

 **Electronics and Photonics**

 **Dielectric Science & Technology**

 **High Temperature Materials**



Published by

The Electrochemical Society
65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

transactionsTM
Vol. 6 No. 1

Copyright 2007 by The Electrochemical Society, Inc.
All rights reserved.

This book has been registered with Copyright Clearance Center, Inc.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:
The Electrochemical Society, Inc.
65 South Main Street
Pennington, New Jersey 08534-2839, USA
Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISBN 978-1-56677-550-2

Printed in the United States of America

ECS Transactions, Volume 6, Issue 1

Advanced Gate Stack, Source/Drain and Channel Engineering for Si-Based CMOS 3:
New Materials, Processes and Equipment

Table of Contents

Preface	iii
---------	-----

**Chapter 1
Key Note Address**

The Future of CMOS -- Limits and Opportunities <i>T. H. Ning</i>	3
---	---

**Chapter 2
CMOS Channel Engineering**

Integration Challenges for Advanced Process-Strained CMOS on Biaxial-Strained-SOI (SSOI) Substrates <i>A. Wei, S. Duenkel, R. Boschke and M. Horstmann</i>	15
Correlation of Local Strain in a TEM Sample and in the Bulk for a Recessed SiGe CMOS Structure <i>W. Zhao, G. Duscher, M. Zikry, S. Chopra, M. C. Öztürk and G. Rozgonyi</i>	23
Origin and Suppression of Junction Leakage in Germanium-On-Silicon Structures <i>C. Claeys, S. Sonde, E. Simoen, A. Satta, B. De Jaeger, G. Nicolas and M. Meuris</i>	31
Relaxation of Strained Si _{1-x} Gex by Dry Oxidation <i>B. Min, D. Ko, M. Cho, T. Lee and K. Choi</i>	41
A Step Towards a Better Understanding of Silicon Passivated (100)Ge p-Channel Devices <i>G. Pourtois, M. Houssa, B. De Jaeger, F. Leys, B. Kaczer, K. Martens, M. Caymax, M. Meuris, G. Groeseneken and M. Heyns</i>	53
Influence of Annealing Treatments on the Morphology and Electrical Properties of GeOI Substrates Obtained by Ge Condensation <i>J. Damlecourt, Y. Campidelli, T. Nguyen, B. Vincent, C. Le Royer, Y. Morand, S. Cristoloveanu and L. Clavelier</i>	65

Silicon Nanowire: Technology Platform, Devices, Applications and Challenges <i>P. Lo, N. Singh, S. Rustagi, N. Balasubramanian, D. Kwong and H. Nguyen</i>	73
Nanoscaled Silicon Based Heterostructures Formed by Interface Mediated Endotaxy <i>V. P. Popov, I. Tyschenko, E. Cherkov, G. P. Pokhil, V. M. Fridman and M. Voelskow</i>	87
GaAs Heteroepitaxy on SiGe-on-Insulator Using Ge Condensation and Migration Enhanced Epitaxy <i>H. Oh, K. Choi, W. Loh, T. Htoo, S. Chua and B. Cho</i>	95
Fabrication of InP/SiO ₂ /Si Substrate using Ion-Cutting Process and Selective Chemical Etching <i>P. Chen, D. Xu, L. Mawst, K. Henttinen, T. Suni, I. Suni, T. Kuech and S. Lau</i>	99
Improved Current Drivability and Gate Stack Integrity using Buried SiC Layer for Strained Si/SiGe Channel Devices <i>H. Zang, W. Loh, H. Oh, K. Choi, H. Nguyen, P. Lo and B. Cho</i>	105

Chapter 3 **CMOS Gate Stack Engineering**

DyScHfOx as High- κ Gate Dielectrics: Structural and Electrical Properties <i>C. Adelmann, S. Van Elshocht, P. Lehnert, T. Conard, A. Franquet, C. Zhao, L. Ragnarsson, V. Chang, H. Cho, Y. Hong-Yu and S. De Gendt</i>	113
Influence of Ru Dopant on the Dielectric Properties of Zr-doped HfO ₂ High- κ Thin Film <i>C. Lin, Y. Kuo and J. Lu</i>	121
The Study of Hafnium Silicate by NO Gas Annealing Treatment <i>D. Suh, D. Lee, K. Chung, M. Cho and D. Ko</i>	129
Mechanisms of and Solutions to Moisture Absorption of Lanthanum Oxide as High κ Gate Dielectric <i>Y. Zhao, K. Kita, K. Kyuno and A. Toriumi</i>	141
Investigations of Work Function Shift in Lanthanum Silicate High-K Dielectric MIS Capacitors <i>J. S. Jur, D. Lichtenwalner and A. Kingon</i>	149

Challenge for High-k/Metal Gate CMOSFETs in 32 nm Generation and Beyond <i>M. Takayanagi</i>	157
Surface Treatment and Functionalization Effects on Chemical Vapor Deposition and Atomic Layer Deposition Grown HfO ₂ <i>S. Consiglio, R. Mo, T. Tai, S. Krishnan, D. O'Meara, C. Wajda and M. Chudzik</i>	167
Vacuum UV Spectroscopic Ellipsometry and X-Ray Reflectance Combined on the same Platform for the Characterization of High-k Gate Dielectrics <i>C. Defranoux, A. Bondaz, L. Kitzinger and J. Piel</i>	179
Theoretical Studies on Metal/High-k Gate Stacks <i>K. Shiraishi, Y. Akasaka, G. Nakamura, T. Nakayama, S. Miyazaki, H. Watanabe, A. Ohta, K. Ohmori, T. Chikyow, Y. Nara, K. Yamabe and K. Yamada</i>	191
Inverse-Vg Dependence of PBTI Lifetime of HfSiON Gate Dielectrics Measured by a High-Temperature Pulsed-IV Method <i>F. Ootsuka, T. Eimori, Y. Nara and Y. Ohji</i>	205
On the Depth Profiling of the Traps in MOSFET's with High-k Gate Dielectrics <i>D. Bauza, O. Ghobar and B. Guillaumot</i>	219
Effective Capture Cross-Sections of Traps in High-k Gate Dielectrics <i>L. Song, X. Wang, D. Guo and T. Ma</i>	229
Structural and Electrical Properties of Er ₂ O ₃ Thin Films Deposited by RF Sputtering for Gate Dielectric Applications <i>G. C. Deepak, N. Bhat and S. A. Shivashankar</i>	239
Excellent Electrical Characteristics of Praseodymium Oxide Dielectrics on Si Substrate by Reactive RF Sputtering <i>T. Pan, C. Hsieh, F. Tsai and T. Wu</i>	247
Fabrication of CeO ₂ Dielectric Films by Chemical Vapor Deposition with a Liquid Metal Organic Source <i>K. Ishibashi, S. Setsu, N. Keiichi, T. Kazunari, O. Masatsugu, S. Kiyotaka and Y. Yasuhiro</i>	251
On the Verification of EEDFs in Plasmas with Silane using Optical Emission Spectroscopy <i>A. Boogaard, A. Kovalgin, I. Brunets, A. I. Aarnink, J. Holleman, R. M. Wolters and J. Schmitz</i>	259

Full Range Work Function Tuning of MOSFETs using Interfacial Yttrium Layer in fully Germanided Ni Gate <i>H. Yu, K. Pey, W. Choi, D. A. Antoniadis, G. A. Fitzgerald, M. Dawood, K. Ow and D. Chi</i>	271
Low-Temperature Nickel Silicide Formation on SiO ₂ Films with a Cl Plasma Containing NiCl <i>F. Hirose, N. Fujiwara, S. Ohshima and H. Sakamoto</i>	279
Recent Advances in Search for Suitable High-k/Metal Gate Solutions to Replace SiON/Poly-Silicon Gate Stacks in CMOS Devices for 45nm and Beyond Technologies <i>B. Linder, V. Paruchuri, V. Narayanan, E. Cartier, N. Bojarczuk, S. Guha, S. Brown and Y. Wang</i>	287
Structural and Electrical Properties of High Pressure Hydrogen Post-Annealed Pt-Er Alloy Metal Gate on HfO ₂ Film <i>C. Choi, M. Jang, Y. Kim, M. Jeon, S. Lee, H. Yang, R. Jung, M. Chang and H. Hwang</i>	295
A New Liquid Precursor for Pure Ruthenium Depositions <i>J. Gatineau and C. Dussarrat</i>	303
Thermodynamic Properties of Trace Water Vapor in High Purity Hydrogen Bromide used for Semiconductor Processing <i>J. Yao, E. Olsen and M. Raynor</i>	309
Gate Quality Al ₂ O ₃ by Molecular-Atomic-Deposition (MAD) and its Potential Applications in III-V Semiconductor CMOS Technology <i>S. Cui, N. Li, J. Zheng, S. Shim and T. Ma</i>	321
The Effect of Interfacial Layer of High-K Dielectrics on GaAs Substrate <i>Y. Tong, G. K. Dalapati, H. Oh and B. Cho</i>	331

Chapter 4 **CMOS Source/Drain Engineering**

Structure and Stability of Small Self-interstitial Clusters in Si: Prediction by First Principles-based Monte Carlo Simulations <i>S. Lee and G. S. Hwang</i>	339
Structure and Diffusion of Phosphorus in Monohydride Si(001)-2×1-H <i>K. Kweon, S. Harrison and G. S. Hwang</i>	345

Junction Architectures for Planar Devices <i>B. J. Pawlak, R. Duffy, T. Hoffman, S. Severi, S. Felch, P. Eyben, B. Van Daele, W. Vandervorst and R. J. Lander</i>	351
Defect Engineering for Ultrashallow Junctions using Surfaces <i>E. G. Seebauer, S. Yeong, M. Srinivasan, C. Kwok, R. Vaidyanathan, B. Colombeau and L. Chan</i>	365
Reduced Parameter Fluctuation with Laser and Flash Lamp Anneal for 65nm Volume Production <i>T. Feudel, B. Bayha, G. Burbach, M. Gerhardt, L. Herrmann, M. Herden, T. Mantei, E. Ehrichs, M. Greenlaw and M. Horstmann</i>	373
Diffraction Originated Local Heating of Nanometer Scale Device Patterns in Lamp-Based Rapid Thermal Annealing <i>W. Yoo and K. Kang</i>	381
Relaxation-Induced Excess Leakage Current in Recessed Si _{1-x} Ge _x Source/Drain Junctions <i>M. B. Gonzalez, M. Chowdhury, N. Bhouri, P. Verheyen, F. Leys, O. Richard, R. Loo, C. Claeys, E. Simoen, V. Machkaoutsan, P. Tomasini, S. Thomas, J. Lu, J. Weijtmans and R. Wise</i>	389
Growth Kinetics and Boron-Doping of Very High Ge Content Si _{1-x} Ge _x for Sources and Drains Engineering <i>J. Hartmann, F. Gonzatti, J. Barnes, F. Fillot and T. Billon</i>	397
Chlorine Etching for In-Situ Low-Temperature Silicon Surface Cleaning for Epitaxy Applications <i>K. H. Chung and J. C. Sturm</i>	401
Selective Si:C Epitaxy in Recessed Areas and Characterization of the Material Properties <i>Y. Kim, Z. Ye, A. Lam, A. Zojaji, Y. Cho and S. Kuppurao</i>	409
Defect Free Embedded Silicon Carbon Stressor Selectively Grown into Recessed Source Drain Areas of NMOS Devices <i>M. Bauer, Y. Zhang, D. Weeks, V. Machkaoutsan and S. Thomas</i>	419
Chemical Vapor Deposition Epitaxy of Silicon and Silicon-Carbon Alloys at High Rates and Low Temperatures using Neopentasilane <i>J. C. Sturm, K. H. Chung, N. Yao, E. Sanchez, K. K. Singh, D. Carlson and S. Kuppurao</i>	429

Dopant Segregated Pt and Ni Germanosilicide Schottky S/D p-MOSFETs with Strained Si-SiGe Channel	437
<i>H. Zang, C. Chua, W. Loh and B. Cho</i>	
NiSi Roughness on Embedded SiGe	445
<i>O. Kwon, O. Kwon, J. Han and H. Utomo</i>	
Nickel Silicide and Nickel Germanosilicide Processing in a Near-Isothermal Cavity: Sheet Resistance Curves for Blanket Ni/Si and Ni/SiGe Substrates and Electrical Data for CMOS Devices	451
<i>I. J. Malik, M. Ouaknine, T. Fukada, T. Ueda, W. Yoo, P. Press and R. Binder</i>	
An Original Selective Etch of Pt vs. PtSi using a Low Temperature Germanidation Process	459
<i>N. Breil, A. Halimaoui, E. Dubois, G. Larrieu, A. Laszcz, J. Ratajczak, G. Rolland, A. Pouydebasque and T. Skotnicki</i>	
Author Index	467