
Silicon-on-Insulator Technology and Devices 13

Editor:

G. K. Celler

SOITEC
Summit, New Jersey, USA

Assistant Editors:

S. Cristoloveanu

IMEP-INPG
Grenoble, France

F. Gámiz

Universidad de Granada
Granada, Spain

Y. Omura

Kansai University
Osaka, Japan

S. W. Bedell

IBM T. J. Watson Research Center
Yorktown Heights, New York, USA

B.-Y. Nguyen

Freescale Semiconductor
Austin, Texas, USA

Sponsoring Division:

 **Electronics and Photonics**



Published by
The Electrochemical Society
65 South Main Street, Building D
Pennington, NJ 08534-2839, USA
tel 609 737 1902
fax 609 737 2743
www.electrochem.org

ECTransactions™
Vol. 6 No. 4

Copyright 2007 by The Electrochemical Society, Inc.
All rights reserved.

This book has been registered with Copyright Clearance Center, Inc.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:
The Electrochemical Society, Inc.
65 South Main Street
Pennington, New Jersey 08534-2839, USA
Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISBN 978-1-56677-553-3

Printed in the United States of America

Table of Contents

Preface	iii
Session 1 Technology, Process Integration, Radiation Hardness	
Embedding Device Solutions in Engineered Substrates * <i>C. Mazure</i>	3
Physics and Integration of Fully-Depleted Silicon-On-Insulator Devices ** <i>A. Vandooren</i>	15
Impact of Metal Silicide Layout Covering Source/Drain Diffusions on Parasitic Resistance of Triple-Gate SOI MOSFET <i>K. Yoshimoto, Y. Omura and H. Wakabayashi</i>	27
High dose Implantation Impact on the Carrier Mobility in Ultra-Thin Unstrained and Strained SOI Films <i>C. Dupre, P. Fazzini, T. Ernst, F. Cristiano, J. Hartmann, A. Claverie, F. Andrieu, O. Faynot, P. Rivallin, F. Laugier, G. Ghibaudo, S. Cristoloveanu and S. Deleonibus</i>	33
Low Temperature Characterization of High-k Dielectric Metal Gate FD-SOI nMOSFETs <i>L. Zafari, J. Jomaah, G. Ghibaudo, O. Faynot and A. Vandooren</i>	39
Uniaxial Strain Enhancement in SOI Technology for the Improvement of Channel and Exterior Resistances <i>D. Zhang, D. Goedeke, V. Dhandapani, J. Hildreth, C. Fu, T. Kropewnicki, A. Lu, M. Jahanbani, H. Martinez, R. Noble, D. Eades, N. Liu, L. Kang, B. Nguyen, V. Kolagunta, M. Hall, J. Cheek and S. Venkatesan</i>	45
Heavy Ion Induced Upset Cross-Sections of 150nm SOI CMOS SRAMs Fabricated in UNIBOND <i>M. S. Liu, D. K. Nelson, J. C. Tsang and H. L. Hughes</i>	51

Session 2
FinFETS and other Devices

<p>Intrinsic Advantages of SOI Multiple-Gate MOSFET (MuGFET) for Low Power Applications **</p> <p style="margin-left: 2em;"><i>W. W. Xiong, C. Cleavelin, C. Hsu, M. Ma, K. Schroefer, K. Von Arnim, T. Schulz, I. Cayrefourcq, C. Mazure, P. Patruno, M. Kennard, K. Shin, S. Xin, T. King Liu, K. Cherkaoui and J. Colinge</i></p>	59
<p>Fabrication and Power-Management Demonstration of Four-Terminal FinFETs **</p> <p style="margin-left: 2em;"><i>K. Endo, Y. Liu, M. Masahara, T. Matsukawa, S. Ouchi and E. Suzuki</i></p>	71
<p>Parasitic Effects Depending on Shape of Spacer Region on FinFETs</p> <p style="margin-left: 2em;"><i>Y. Kobayashi, K. Tsutsui, K. Kakushima, V. Hariharan, V. Rao, P. Ahmet and H. Iwai</i></p>	83
<p>Modelling the Back-Gate Coupling effect in Triple-, Π- and Ω-Gate FETs</p> <p style="margin-left: 2em;"><i>R. Ritzenthaler, M. Gaillardin, K. Akarvardar, O. Faynot, C. Jahan and S. Cristoloveanu</i></p>	89
<p>Origin of Transient Gate Current Observed in Pseudo-MOS Transistor</p> <p style="margin-left: 2em;"><i>S. Sato, T. Nguyen, S. Cristoloveanu and Y. Omura</i></p>	95
<p>Impact of Improved Mobilities and Suppressed 1/f Noise in Fully Depleted SOI MOSFETs Fabricated on Si(110) Surface</p> <p style="margin-left: 2em;"><i>W. Cheng, A. Teramoto, C. Tye, P. Gaubert, M. Hirayama, S. Sugawa and T. Ohmi</i></p>	101
<p>The "C" Shape Behavior of the Floating Body Effect in Function of Temperature in PD SOI nMOSFETs</p> <p style="margin-left: 2em;"><i>P. G. Agopian, J. A. Martino, E. Simoen and C. Claeys</i></p>	107
<p>Hot Carrier Instability Mechanism in Accumulation-Mode Normally-off SOI nMOSFETs and Their Reliability Advantage</p> <p style="margin-left: 2em;"><i>R. Kuroda, A. Teramoto, W. Cheng, S. Sugawa and T. Ohmi</i></p>	113

Session 3
TFTs, Photons, Phonons, and Electrons

<p>Thin Film Transistor and ULSIC Technologies - Parallel or Crossing? ***</p> <p style="margin-left: 2em;"><i>Y. Kuo</i></p>	121
---	-----

Integration of SOI-Based 2D- and Si-Based 3D Photonic Crystals ** <i>G. Kocher, W. Khunsin, J. Romero Vivas, K. Vynck, S. Arpiainen, S. Romanov, B. Langer, M. Mulot, F. Jonsson, T. Charvolin, E. Hajdi, D. Cassagne, R. Zentel, J. Ahopelto and C. M. Sotomayor Torres</i>	133
Complementary Single-Crystal Silicon TFTs on Plastic <i>H. Yuan, Z. Ma, C. Ritz, D. Savage, M. Lagally and G. Celler</i>	139
Instability of Threshold Voltage of Flexible Single-Crystal Si TFTs <i>H. Pang, H. Yuan, M. Lagally, G. Celler and Z. Ma</i>	145
Heat Generation and Transport in SOI and GOI Devices ** <i>E. Pop</i>	151
Electronic and Thermal Properties of Silicon Nanowires <i>E. B. Ramayya, D. Vasileska, S. Goodnick and I. Knezevic</i>	159
Analysis of PD SOI pMOSFET Device Performance Enhancement due to Direct-Tunneling Current in the Partial n+ Poly Gate <i>G. Guegan, J. Pretet, R. Gwoziecki, O. Gonnard, G. Gouget, P. Touret, C. Raynaud and S. Deleonibus</i>	165

Session 4 Poster Papers

Non-Contact Photoelectric Method For Thin SOI Characterization <i>E. Tsidilkovski and K. Steeples</i>	173
Implant Metrology for Bonded SOI Wafers using a Surface Photo-Voltage Technique <i>A. F. Bertuch, W. Smith, K. Steeples, R. Standley, A. Stefanescu and R. Johnson</i>	179
Low Temperature Properties of Multi-Independent-Gate FET (MIGFET) Operating in Single-Gate and Double-Gate Modes <i>K. Na, S. Eminente, S. Cristoloveanu, L. Mathew, A. Vandooren, Y. Bae and J. Lee</i>	185
Analysis of Trench Gate Power LDMOS Transistors in Thin SOI Technology <i>I. Cortes, P. Fernández-Martinez, D. Flores, S. Hidalgo and J. Rebollo</i>	191
Assessment of the CBR Quantum Transport Simulator on Experimentally Fabricated Nano-FinFET <i>H. Khan, D. Mamaluy and D. Vasileska</i>	197

Simple Analytical Model to Study the ZTC Bias Point in FinFETs <i>M. Bellodi, L. Camillo, J. A. Martino, E. Simoen and C. Claeys</i>	205
Temperature Influences on FinFETs with Undoped Body <i>M. A. Pavanello, J. A. Martino, E. Simoen, R. Rooyackers, N. Collaert and C. Claeys</i>	211
Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures <i>R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin and D. Flandre</i>	217
 Session 5 Material Characterization 	
SOI Metrology and Characterization in Modern Wafer Production ** <i>O. Kononchuk, F. Brunier and M. Kennard</i>	225
Investigation of Apertureless NSOM for Measurement of Stress in Strained Silicon ** <i>C. McDonough, J. Atesang, Y. Wang and R. Geer</i>	235
Effective Control of Strain in SOI by SiN Deposition <i>D. Kosemura, A. Ogura, K. Yamasaki, Y. Kakemura and T. Yoshida</i>	245
Structural Properties of Tensile-Strained Si Layers Grown on Si _{1-x} Ge _x Virtual Substrates (x = 0.2, 0.3, 0.4 and 0.5) <i>J. Hartmann, D. Rouchon, J. Barnes, M. Mermoux and T. Billon</i>	251
X-ray Absorption Spectroscopy of Strained-Si Nanomembranes <i>C. Euaruksakul, Z. Li, D. Savage and M. Lagally</i>	257
Comparison of Different Etching Techniques in Order to Reveal Dislocations in Thick Ge Layers <i>A. Abbadie, J. Hartmann, C. Deguet, L. Sanchez, F. Brunier and F. Letertre</i>	263
A Chromium-free Defect Etching Solution for Application on SOI <i>J. Maehliss, A. Abbadie and B. Kolbesen</i>	271
Mobility Characterization by Magnetoresistance in Ultra Thin SOI Ring-FETs <i>T. V. Chandrasekhar Rao, S. Cristoloveanu, J. Antoszewski, T. Nguyen, H. Hovel, P. Gentil and L. Faraone</i>	279

Session 6
Technology and Materials

Strained Silicon Directly on Insulator (SSOI): Biaxial, Uniaxial, or Hybrid Strain? ** <i>A. Thean</i>	287
Mixed Orientation Si-Si Interfaces by Hydrophilic Bonding and High Temperature Oxide Dissolution: Wafer Fabrication Technique and Device Applications ** <i>K. Saenger, J. de Souza, K. Fogel, J. Ott, A. Reznicek, H. Yin, C. Sung and D. Sadana</i>	295
Fabrication of SOI MOSFET by "Separation by Bonding Silicon Islands (SBSI)" Method <i>K. Kanemoto, H. Oka, H. Hisamatsu, Y. Matsuzawa, Y. Kitano, T. Hara, M. Hoshina, S. Ohmi and J. Kato</i>	309
Epitaxial Regrowth of Ge on SGOI and GeOI Substrates Obtained by Ge Condensation <i>J. Damlencourt, Y. Campidelli, M. Roure, B. Vincent, E. Martinez, F. Fillot, B. Arrazat, T. Nguyen, S. Cristoloveanu, L. Clavelier and Y. Morand</i>	315
Ordered Lattices of Quantum Dots on Ultrathin SOI Nanomembranes <i>C. Ritz, F. Flack, D. Savage, D. Detert, P. Evans, M. Lagally and Z. Cai</i>	321
LEGO Process for Mixed Power Applications: Fabrication at Low Cost of Localized Thick SOI Layers <i>I. Bertrand, J. R. Dilhac, P. Renaud, M. Bafleur and C. Ganibal</i>	327
A Novel Method to Fabricate Multiple-layer SOI -- Single-Crystal Si Nanomembrane Transfer and Stacking <i>W. Peng, M. Roberts, E. Nordberg, F. Flack, P. Colavita, R. Hamers, D. Savage, M. Lagally and M. Eriksson</i>	333
Strained Silicon-On-Insulator - Fabrication and Characterization <i>M. Reiche, C. Himcinschi, U. Gösele, S. Christiansen, S. Mantl, D. Buca, Q. Zhao, S. Feste, R. Loo, D. Nguyen, W. Buchholtz, A. Wei, M. Horstmann, D. Feijoo and P. Storck</i>	339
Advanced Heterostructure Si-InSb on Insulator Formed by Bonding of Hydrogen Transferred Si Layer and Implanted SiO ₂ Film <i>V. P. Popov, I. Tyschenko, E. Cherkov, G. P. Pokhil, V. M. Fridman and M. Voelskow</i>	345

Session 7
Computer Simulations

Atomic-Scale Simulations of Electron Mobilities in Ultrathin SOI MOSFETs **	353
<i>S. T. Pantelides, G. Hadjisavvas, M. Evans, L. Tsetseris, M. Caussanel and R. Schrimpf</i>	
A Comprehensive Study of the Corner Effects in Pi-Gate SOI MOSFETs	363
<i>F. G. Ruiz, A. Godoy, F. Gamiz, C. Sampedro and L. Donetti</i>	
Impact of Phonon-Limited Mobility Superiority in Double-Gate or Fin FET with a (111) Si and (001) Ge Surface Channel on Device Scaling	369
<i>T. Yamamura, S. Sato and Y. Omura</i>	
Significance of Gate Underlap Architecture in FinFETs for Low-Voltage Analog/RF Applications	375
<i>A. Kranti and G. Armstrong</i>	
Non-Vertical Sidewall Angle Influence on Triple-Gate FinFETs Corner Effects	381
<i>R. Giacomini and J. A. Martino</i>	
Improved Model to Determine the Generation Lifetime in Short Channel SOI nMOSFETs	387
<i>M. Galetti, J. A. Martino, E. Simoen and C. Claeys</i>	
Author Index	393

** Plenary paper*

*** Invited paper*

**** Electronics and Photonics Division Award Address*