ULSI Process Integration 5

Editors:

C. Claeys
IMEC
Leuven, Belgium

M. Tao
University of Texas
Arlington, Texas, USA

J. J. Liou
University of Central Florida
Orlando, Florida, USA

H. Iwai
Tokyo Institute of Technology
Yokohama, Japan

J. Murota
Tohoku University
Sendai, Japan

S. Deleonibus
CEA-LETI
Grenoble, France

Sponsoring Division:

Electronics and Photonics

Published by
The Electrochemical Society
65 South Main Street, Building D
Pennington, NJ 08534-2839, USA
tel 609 737 1902
fax 609 737 2743
www.electrochem.org

ecs transactions ™
Vol. 11 No. 6

Copyright 2007 by The Electrochemical Society, Inc.
All rights reserved.

This book has been registered with Copyright Clearance Center, Inc.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society, Inc.
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)

ISBN 978-1-56677-572-4

Printed in the United States of America.

ECS Transactions, **Volume 11, Issue 6**
ULSI Process Integration 5

Table of Contents

Preface iii

Chapter 1
Keynote Papers

Current Status and Perspective of High-k Gate Stack Materials Engineering for Further Scaled CMOS * 3
A. Toriumi

Emerging Research Nanoelectronic Devices: The Choice of Information Carrier * 17
V. Zhirnov and R. Cavin

Analysis of Technology Variations in Advanced MOSFETS with the Surface-Potential-Based Compact Model HiSIM * 29
M. Miura-Mattausch, N. Sadachika, M. Miyake, A. Yumisaki and H. Mattausch

Chapter 2
Strain Engineering and High Mobility Substrates

Enhanced Channel Mobility Materials for MOSFETs on Si Substrates * 47
J. Donnelly, D. Shahredji, D. Kelly, E. Tutuc and S. Banerjee

Mobility-Enhanced Device Technologies Using SiGe/Ge MOS Channels * 61
S. Takagi, T. Irisawa, T. Tezuka, S. Nakaharai, T. Numata, N. Hirashita, Y. Moriyama, K. Usuda, S. Dissanayake, M. Takenaka, S. Sugahara and N. Sugiyama

Fabrication of SiGe Virtual Substrates by Ion Implantation Technique * 75
K. Sawano, Y. Shiraki and K. Nakagawa

Strain Control of Si and $Si_{1-x}Ge_x$ Layers in the $Si/Si_{1-x}Ge_x/Si$ Heterostructures by Stripe-Shape Patterning for Future Si-Based Devices * 91
J. Murota, J. Uhm and M. Sakuraba

Does Strain Engineering Impact the Gate Stack Quality and Reliability? * 101
C. Claeys, E. Simoen, F. Crupi and G. Giusi

High-k Gate Stack Formation on Strained SiGe Substrate for MOSFET Applications * 115
C. Zhu, M. Li, J. Huang and J. Fu

Increase of Carbon Substitutionality and Silicon Strain by Molecular Ion Implantation 125
A. Li-Fatou, A. Jain, W. Krull, M. Ameen, M. Harris and D. Jacobson

Fabrication of Hole Resonant Tunneling Diodes with Nanometer Order Heterostructures of Si/Strained $Si_{1-x}Ge_x$ Epitaxially Grown on Si(100) * 131
M. Sakuraba, R. Ito, T. Seo and J. Murota

Chapter 3
Gate Dielectrics and Work Function Engineering

Breakdown Characteristics of High-k Gate Dielectrics with Metal Gates * 143
D. Misra, N. Chowdhury, G. Bersuker, C. D. Young and R. Choi

A Cost-Effective CMOS Technology Utilizing Gate Work Function Control with Hafnium * 161
G. Tsutsui, H. Nakamura, T. Fukase and K. Imai

Nano-Scale Profile of the Dielectric Constant Near the Si/oxide Interface: A First-Principles Approach * 173
J. Nakamura, S. Wakui, S. Eguchi, R. Yanai and A. Natori

Angle-Resolved Photoelectron Spectroscopy Study on Ultrathin Gate Dielectrics * 183
H. Nohira and T. Hattori

Chapter 4
Germanides, Silicides and Salicides

Silicide and Germanide Technology for Contacts and Metal Gates in MOSFET Applications * 197
S. Zaima, O. Nakatsuka, H. Kondo, M. Sakashita, A. Sakai and M. Ogawa

Improvement of Thermal Stability of Ni Silcide by Additive Metals with Specific Introduction Processes * 207
K. Tsutsui, K. Nagahiro, T. Shiozawa, P. Ahmet, K. Kakushima and H. Iwai

In Situ Dry Chemical Clean to Improve NiSi and Ni(Pt)Si Integration 215
B. S. Wood, J. Lei, S. Phan, B. Ninan, K. Lavu, M. Smayling, C. Kao and S. Gandikota

Salicide Integration Optimization for Improved Yield 223
J. M. Towner and J. J. Naughton

Chapter 5
FEOL and BEOL PRocessing Issues

Characterization of Electronic Charged States of Si-Based Quantum Dots for Floating Gate Application * 233
S. Miyazaki, M. Ikeda and K. Makihara

Novel SONOS and Floating-Gate Flash Memory Cell Structures for High Density and High Reliability Applications * 245
R. Huang

Integration Issues in Metallic Source/Drain Nanoscale CMOS * 253
M. Tao, M. Ali and G. Song

Integration Solutions for 65 nm Back End of Line Defect Reduction and Manufacturability * 265
H. Hichri, J. S. Oakley, S. L. Grunow, C. Bunke, J. Kelp, R. Fang, D. Kulkarni, M. Angyal, T. Houghton, A. Santiago, K. Kumar, C. Majors, J. Fitzsimmons, H. Nye, D. Watts and J. Mazzotti

High-Performance CMP Slurry with CeO2/Resin Abrasive for STI Formation 277
Y. Matsui, Y. Tateyama, K. Iwade, T. Nishioka and H. Yano

Effects of Liner Metal and CMP Slurry Oxidizer on Copper Galvanic Corrosion 285
S. Shima, A. Fukunaga and M. Tsujimura

Acceleration Effect of CuCN in Ag Electrodeposition for Metal Interconnection 297
S. Cho, J. Lee, S. Kim and J. Kim

Selective Formation of Micropads for 3D Interconnect Applications 305
V. Mathew, R. Chatterjee, S. Garcia, E. Acosta and R. Jones

Chapter 6
Process Integration

Integration Challenges and Opportunities for Nanometer Scale CMOSFET with Metal/High-k Gate Stack * 315
S. Song, M. Hussain, J. Barnett, C. S. Park, C. Park, P. Kirsch, B. Lee and R. Jammy

Critical Components of FinFet Integration: Examining the Density Trade-off and Process Integration for FinFET Implementation * 331
R. Harris, M. Hussain, C. Smith, J. Yang, J. Barnett, B. Sassman, S. Song, B. Lee, H. Tseng and R. Jammy

Advanced DG-MOSFETs Process Technologies * 339
E. Suzuki, Y. Liu, K. Endo, T. Matsukawa, M. Masahara, K. Sakamoto and S. O'uchi

Performance Boost Using a New Device Structure Design for SOI MOSFETs Beyond 25nm Node 349
W. Cheng, A. Teramoto and T. Ohmi

Challenges and Issues in 65nm CMOS Logic Technology * 357
W. Lee

Challenges in FEOL Logic Device Integration for 32 nm Technology Node and Beyond * 371
D. Park, M. Chudzik and H. Yin

Formation of Silicided Hyper-Shallow p+/n- Junctions by Pulsed Laser Annealing * 379
K. L. Pey, K. Ong, P. Lee, Y. Setiawan, X. Wang, A. Wee and G. Lim

Comparative Study of Al-Induced Crystallization for Poly-Si and Ge on Insulating Film 395
Y. Tsumura, I. Nakao, H. Kanno, A. Kenjo, T. Sadoh and M. Miyao

Chapter 7
Alternative and Emerging Materials and Devices

Transport in Ultrathin SOI MOSFETs and Silicon Nanowire Transistors * 403
T. Hiramoto

Towards Graphene Field Effect Transistors * 413
M. C. Lemme, T. Echtermeyer, M. Baus, B. N. Szafranek, M. Schmidt and H. Kurz

Surface Energy Characterization of Partially Cured Benzocyclobutene for 3D Interconnect Applications 421
J. J. McMahon, R. Gutmann and J. Lu

MMICs Using SiGe BiCMOS for Ubiquitous Wireless Network * 433
T. Masuda, N. Shiramizu, T. Nakamura and K. Washio

High-Frequency Device Options for Systems-on-Chip * 445
F. Schwierz

High Volt Mixed Signal Integration Challenges 461
M. Tyler and J. J. Naughton

Advantages of Nano-Grating Si Substrates in CMOS-FET Characteristics 467
X. Zhu, S. Kuroki, K. Kotani and T. Ito

Low-Temperature Epitaxial Growth of $[Fe_3Si/SiGe]_n$ (n=1-2) Multi-Layered Structures for Spintronics Application * 473
T. Sadoh, K. Ueda, Y. Ando, M. Kumano, K. Narumi, Y. Maeda and M. Miyao

Effect of Fe/Si Ratio on Epitaxial Growth of Fe_3Si on Ge Substrate 481
M. Kumano, Y. Ando, K. Ueda, T. Sadoh, K. Narumi, Y. Maeda and M. Miyao

Formation of $Fe_3Si/Ge/Fe_3Si$ Multi-layer by Double Heteroepitaxy on High Quality Fe_3Si/Ge Substrate for Spintronic Application 487
K. Ueda, Y. Ando, M. Kumano, T. Sadoh, Y. Maeda and M. Miyao

Author Index 493

** = invited paper*