

---

# ULSI Process Integration 5

---

## Editors:

### **C. Claeys**

IMEC  
Leuven, Belgium

### **M. Tao**

University of Texas  
Arlington, Texas, USA

### **J. J. Liou**

University of Central Florida  
Orlando, Florida, USA

### **H. Iwai**

Tokyo Institute of Technology  
Yokohama, Japan

### **J. Murota**

Tohoku University  
Sendai, Japan

### **S. Deleonibus**

CEA-LETI  
Grenoble, France

## Sponsoring Division:



**Electronics and Photonics**



Published by

**The Electrochemical Society**

65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

[www.electrochem.org](http://www.electrochem.org)

**ecstransactions**™

**Vol. 11 No. 6**

---

Copyright 2007 by The Electrochemical Society, Inc.  
All rights reserved.

This book has been registered with Copyright Clearance Center, Inc.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society, Inc.  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)

ISBN 978-1-56677-572-4

Printed in the United States of America.

---

## Table of Contents

Preface iii

### Chapter 1 Keynote Papers

Current Status and Perspective of High-k Gate Stack Materials Engineering for Further Scaled CMOS \* 3

*A. Toriumi*

Emerging Research Nanoelectronic Devices: The Choice of Information Carrier \* 17

*V. Zhirnov and R. Cavin*

Analysis of Technology Variations in Advanced MOSFETS with the Surface-Potential-Based Compact Model HiSIM \* 29

*M. Miura-Mattausch, N. Sadachika, M. Miyake, A. Yumisaki and H. Mattausch*

### Chapter 2 Strain Engineering and High Mobility Substrates

Enhanced Channel Mobility Materials for MOSFETs on Si Substrates \* 47

*J. Donnelly, D. Shahredji, D. Kelly, E. Tutuc and S. Banerjee*

Mobility-Enhanced Device Technologies Using SiGe/Ge MOS Channels \* 61

*S. Takagi, T. Irisawa, T. Tezuka, S. Nakaharai, T. Numata, N. Hirashita, Y. Moriyama, K. Usuda, S. Dissanayake, M. Takenaka, S. Sugahara and N. Sugiyama*

Fabrication of SiGe Virtual Substrates by Ion Implantation Technique \* 75

*K. Sawano, Y. Shiraki and K. Nakagawa*

Strain Control of Si and Si<sub>1-x</sub>Ge<sub>x</sub> Layers in the Si/Si<sub>1-x</sub>Ge<sub>x</sub>/Si Heterostructures by Stripe-Shape Patterning for Future Si-Based Devices \* 91

*J. Murota, J. Uhm and M. Sakuraba*

Does Strain Engineering Impact the Gate Stack Quality and Reliability? \* 101

*C. Claeys, E. Simoen, F. Crupi and G. Giusi*

High-k Gate Stack Formation on Strained SiGe Substrate for MOSFET Applications *	115
<i>C. Zhu, M. Li, J. Huang and J. Fu</i>	
Increase of Carbon Substitutionality and Silicon Strain by Molecular Ion Implantation	125
<i>A. Li-Fatou, A. Jain, W. Krull, M. Ameen, M. Harris and D. Jacobson</i>	
Fabrication of Hole Resonant Tunneling Diodes with Nanometer Order Heterostructures of Si/Strained Si <sub>1-x</sub> Ge <sub>x</sub> Epitaxially Grown on Si(100) *	131
<i>M. Sakuraba, R. Ito, T. Seo and J. Murota</i>	

### **Chapter 3 Gate Dielectrics and Work Function Engineering**

Breakdown Characteristics of High-k Gate Dielectrics with Metal Gates *	143
<i>D. Misra, N. Chowdhury, G. Bersuker, C. D. Young and R. Choi</i>	
A Cost-Effective CMOS Technology Utilizing Gate Work Function Control with Hafnium *	161
<i>G. Tsutsui, H. Nakamura, T. Fukase and K. Imai</i>	
Nano-Scale Profile of the Dielectric Constant Near the Si/oxide Interface: A First-Principles Approach *	173
<i>J. Nakamura, S. Wakui, S. Eguchi, R. Yanai and A. Natori</i>	
Angle-Resolved Photoelectron Spectroscopy Study on Ultrathin Gate Dielectrics *	183
<i>H. Nohira and T. Hattori</i>	

### **Chapter 4 Germanides, Silicides and Salicides**

Silicide and Germanide Technology for Contacts and Metal Gates in MOSFET Applications *	197
<i>S. Zaima, O. Nakatsuka, H. Kondo, M. Sakashita, A. Sakai and M. Ogawa</i>	
Improvement of Thermal Stability of Ni Silicide by Additive Metals with Specific Introduction Processes *	207
<i>K. Tsutsui, K. Nagahiro, T. Shiozawa, P. Ahmet, K. Kakushima and H. Iwai</i>	

In Situ Dry Chemical Clean to Improve NiSi and Ni(Pt)Si Integration <i>B. S. Wood, J. Lei, S. Phan, B. Ninan, K. Lavu, M. Smayling, C. Kao and S. Gandikota</i>	215
Salicide Integration Optimization for Improved Yield <i>J. M. Towner and J. J. Naughton</i>	223

## **Chapter 5**

### **FEOL and BEOL PProcessing Issues**

Characterization of Electronic Charged States of Si-Based Quantum Dots for Floating Gate Application * <i>S. Miyazaki, M. Ikeda and K. Makihara</i>	233
Novel SONOS and Floating-Gate Flash Memory Cell Structures for High Density and High Reliability Applications * <i>R. Huang</i>	245
Integration Issues in Metallic Source/Drain Nanoscale CMOS * <i>M. Tao, M. Ali and G. Song</i>	253
Integration Solutions for 65 nm Back End of Line Defect Reduction and Manufacturability * <i>H. Hichri, J. S. Oakley, S. L. Grunow, C. Bunke, J. Kelp, R. Fang, D. Kulkarni, M. Angyal, T. Houghton, A. Santiago, K. Kumar, C. Majors, J. Fitzsimmons, H. Nye, D. Watts and J. Mazzotti</i>	265
High-Performance CMP Slurry with CeO <sub>2</sub> /Resin Abrasive for STI Formation <i>Y. Matsui, Y. Tateyama, K. Iwade, T. Nishioka and H. Yano</i>	277
Effects of Liner Metal and CMP Slurry Oxidizer on Copper Galvanic Corrosion <i>S. Shima, A. Fukunaga and M. Tsujimura</i>	285
Acceleration Effect of CuCN in Ag Electrodeposition for Metal Interconnection <i>S. Cho, J. Lee, S. Kim and J. Kim</i>	297
Selective Formation of Micropads for 3D Interconnect Applications <i>V. Mathew, R. Chatterjee, S. Garcia, E. Acosta and R. Jones</i>	305

## **Chapter 6** **Process Integration**

Integration Challenges and Opportunities for Nanometer Scale CMOSFET with Metal/High-k Gate Stack *	315
<i>S. Song, M. Hussain, J. Barnett, C. S. Park, C. Park, P. Kirsch, B. Lee and R. Jammy</i>	
Critical Components of FinFet Integration: Examining the Density Trade-off and Process Integration for FinFET Implementation *	331
<i>R. Harris, M. Hussain, C. Smith, J. Yang, J. Barnett, B. Sassman, S. Song, B. Lee, H. Tseng and R. Jammy</i>	
Advanced DG-MOSFETs Process Technologies *	339
<i>E. Suzuki, Y. Liu, K. Endo, T. Matsukawa, M. Masahara, K. Sakamoto and S. Ouchi</i>	
Performance Boost Using a New Device Structure Design for SOI MOSFETs Beyond 25nm Node	349
<i>W. Cheng, A. Teramoto and T. Ohmi</i>	
Challenges and Issues in 65nm CMOS Logic Technology *	357
<i>W. Lee</i>	
Challenges in FEOL Logic Device Integration for 32 nm Technology Node and Beyond *	371
<i>D. Park, M. Chudzik and H. Yin</i>	
Formation of Silicided Hyper-Shallow p+/n- Junctions by Pulsed Laser Annealing *	379
<i>K. L. Pey, K. Ong, P. Lee, Y. Setiawan, X. Wang, A. Wee and G. Lim</i>	
Comparative Study of Al-Induced Crystallization for Poly-Si and Ge on Insulating Film	395
<i>Y. Tsumura, I. Nakao, H. Kanno, A. Kenjo, T. Sadoh and M. Miyao</i>	

## **Chapter 7** **Alternative and Emerging Materials and Devices**

Transport in Ultrathin SOI MOSFETs and Silicon Nanowire Transistors *	403
<i>T. Hiramoto</i>	

Towards Graphene Field Effect Transistors *	413
<i>M. C. Lemme, T. Echtermeyer, M. Baus, B. N. Szafranek, M. Schmidt and H. Kurz</i>	
Surface Energy Characterization of Partially Cured Benzocyclobutene for 3D Interconnect Applications	421
<i>J. J. McMahon, R. Gutmann and J. Lu</i>	
MMICs Using SiGe BiCMOS for Ubiquitous Wireless Network *	433
<i>T. Masuda, N. Shiramizu, T. Nakamura and K. Washio</i>	
High-Frequency Device Options for Systems-on-Chip *	445
<i>F. Schwierz</i>	
High Volt Mixed Signal Integration Challenges	461
<i>M. Tyler and J. J. Naughton</i>	
Advantages of Nano-Grating Si Substrates in CMOS-FET Characteristics	467
<i>X. Zhu, S. Kuroki, K. Kotani and T. Ito</i>	
Low-Temperature Epitaxial Growth of $[\text{Fe}_3\text{Si}/\text{SiGe}]_n$ (n=1-2) Multi-Layered Structures for Spintronics Application *	473
<i>T. Sadoh, K. Ueda, Y. Ando, M. Kumano, K. Narumi, Y. Maeda and M. Miyao</i>	
Effect of Fe/Si Ratio on Epitaxial Growth of $\text{Fe}_3\text{Si}$ on Ge Substrate	481
<i>M. Kumano, Y. Ando, K. Ueda, T. Sadoh, K. Narumi, Y. Maeda and M. Miyao</i>	
Formation of $\text{Fe}_3\text{Si}/\text{Ge}/\text{Fe}_3\text{Si}$ Multi-layer by Double Heteroepitaxy on High Quality $\text{Fe}_3\text{Si}/\text{Ge}$ Substrate for Spintronic Application	487
<i>K. Ueda, Y. Ando, M. Kumano, T. Sadoh, Y. Maeda and M. Miyao</i>	
Author Index	493

\* = *invited paper*