

46th International Symposium for Testing and Failure Analysis (ISTFA 2020)

Cancelled due to COVID-19

Pasadena, California, USA
15 – 19 November 2020

ISBN: 978-1-7138-2704-7

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2020) by ASM International
All rights reserved.

Printed with permission by Curran Associates, Inc. (2021)

For permission requests, please contact ASM International
at the address below.

ASM International
9639 Kinsman Road
Materials Park, Ohio 44073-0002
USA

Phone: +1 440.338.5151

memberservicecenter@asminternational.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2633
Email: curran@proceedings.com
Web: www.proceedings.com

Contents

3D Device Failure Analysis

Innovative Base Die Debug Technique with TSV Wirebond for 3D Stack-Die Devices.....1

*Wen-Hsien Chuang, Tom Tong, May Ling Oh, Hyuk Ju Ryu, Di Xu, Swaran Kumar,
Shuai Zhao, Jennifer Huening, Chia-Yi Chen, Charles W. Ladwig, Joshua D. Foster,
and Lacey Badger
Intel Corporation, Hillsboro, Oregon, USA*

Fault Isolation of Resistive/Open 3D Wafer Bonding Interconnects by Thermal Laser Stimulation and Light-Induced Capacitance Alteration.....6

K.J.P. Jacobs¹, S.W. Kim¹, I. De Wolf^{1,2}, and E. Beyne¹

- 1. Imec, Leuven, Belgium*
- 2. KU Leuven, Leuven, Belgium*

Addressing Failures in Advanced Packaging Through a Correlative Workflow.....12

*Neel Leslie¹, Brian Lai¹, Heebeom Lee², Mingi Lee², Christopher H. Kang², Zuzana Patakova³, Frantisek Zelenka³,
and Trond Varslot³*

- 1. Thermo Fisher Scientific, Fremont, California, USA*
- 2. ThermoFisher Scientific, Suwon-Si, Gyeonggi-Do, Republic of Korea*
- 3. ThermoFisher Scientific, Brno, Czech Republic*

Laser Ablation for Throughput Increase in Large Volume Semiconductor Failure Analysis Tasks.....17

*Marek Tuček, Martin Búran, Rostislav Váňa, Lukáš Hladík, and Jozef Vincenc Oboňa
TESCAN ORSAY HOLDING a.s., Brno, Czech Republic*

AI Application for Failure Analysis

Knowledge-Based Object Localization in Scanning Electron Microscopy Images for Hardware Assurance.....20

*Hangwei Lu, Ronald Wilson, Nidish Vashistha, Navid Asadizanjani, Mark Tehranipoor, and Damon L. Woodard
Florida Institute for Cyber Security Research, Gainesville, Florida, USA*

Board and System Level Failure Analysis

Failure Analysis on BGA U45 on Soldered Balls.....29

*Miguel Angel Neri Flores and Gregorio Vázquez Olvera
Advanced Materials Research Center (CIMA), Chihuahua, Chihuahua Mexico*

Case Studies: Device Analysis

Yield and Failure Analysis of FinFET Source to

Drain Leakage in 12nm Technology.....38

*Felix Beaudoin¹, Satish Kodali¹, Rohan Deshpande¹, Wayne Zhao¹, Edmund Banghart¹,
Rinus Lee¹, Thirukumaran Mahalingam¹, Nuh Yuksek¹, Lu Yuan¹, Wang Tao¹,
Lillian Li¹, Sushruth Goud Perumalla¹, Shweta Arora², and Trejo Rust¹*

1. GLOBALFOUNDRIES, Malta, New York, USA
2. GLOBALFOUNDRIES, Bengaluru, India

Word Line Defect Localization Methods in 2D NAND Flash.....42

*Chung-Huan Chang, Pei-Ning Hsu, Yu-Min Chung, Nan-Tzu Lian,
Ta-Hone Yang, Kuang-Chao Chen, and Chih-Yuan Lu
Macronix International Co. Ltd, Hsinchu, Taiwan*

Qualification and Selection Philosophy for the SuperCam

IRS Photodiode on Perseverance Rover.....46

*Sophie Jacquinod¹, Jean-Michel Reess¹, Napoléon Nguyen Tuong¹, Jérôme Parisot¹, Frédéric Chapron¹,
Kateryna Kiryukhina², Guy Perez², Guillaume Bascoul², Olivier Gilard², Julien Mekki², Marina Heim²,
Estelle Raynal², and Yann Hello³*

1. Sorbonne Universite, Meudon, France
2. Centre National d'Etudes Spatiales, Toulouse, France
3. Observatoire des Sciences de l'Univers de la Reunion, Saint-Denis, France

Bottom Electrode Properties and Electrical Field Cycling Effects on

HfOx Based Resistive Switching Memory Device.....53

*J. Li¹, Y. Kim¹, D. Kong¹, K. Cheng¹, S. -C. Seo¹, C. Robinson¹,
N. Saulnier¹, R. R. Robison¹, A.J. Varghese¹, I. Ahsan¹, R. Muralidhar², T. Ando², and V. Narayanan²*

1. IBM Research, Albany, New York, USA
2. IBM Research, Yorktown Heights, New York, USA

Fault Isolation of Metal-Insulator-Metal Capacitor Failures by

Lock-in Thermography.....57

*Ke-Ying Lin, Pei-Fen Lue, Jayce Liu, and Paul Kenneth Ang
NXP Semiconductors, Kaohsiung, Taiwan*

Electrical Probing Role in 14nm SOI Microprocessor Failure Analysis.....61

*Zhigang Song, Pat McGinnis, Dave Albert, Greg Hornicek, Mike Tenney, Larry Fischer, John Sylvestri,
Phong Tran, Chuck Le, Danielle Floyd, Guoda Lian, Steve Boettcher, and Malik Al
IBM Systems, Hopewell Junction, New York, USA*

Efficient Identification of Wafer Edge's Defect with Volume Diagnosis Analysis and

Plasma-FIB Planar Deprocessing.....67

*Hoseok Song, Dong Hae Kang, Jaeseok Park, Jeongun Choi, and Seongjun Cho
Samsung Electronics Co., Hwaseong-Si, Gyeonggi-Do, South Korea*

Simple Circuit Edit Passive Voltage Contrast Technique to Identify Leakage Location.....70

S.L. Ting, P.K. Tan, I. Withana, H. Tan, and C.Q. Chen

GLOBALFOUNDRIES, Singapore

Emerging Failure Analysis Techniques and Concepts

Enhanced Failure Analysis of Organic Contamination Using

Submicron Simultaneous IR and Raman Spectroscopy:

Breakthrough Developments of Optical Photothermal IR75

D. Jay Anderson¹, Mustafa Kansiz¹, Michael Lo¹, Eoghan Dillon¹, and Curtis Marcott²

1. *Photothermal Spectroscopy Corp, Santa Barbara, California, USA*
2. *Light Light Solutions, Athens, Georgia, USA*

Addressing Failure Analysis Challenges in Advanced Packages and

MEMS Using a Novel Phase and Darkfield X-Ray Imaging System79

S.H. Lau¹, Sheraz Gul¹, Guibin Zan², David Vine¹, Sylvia Lewis¹, Wenbing Yun¹

1. *Sigray Inc, Concord, California, USA*
2. *Stanford University, Stanford, California, USA*

Backside Integrated Circuit Magnetic Field Imaging with a

Quantum Diamond Microscope.....84

Edlyn V. Levine^{1,2,3}, Matthew J. Turner^{1,3}, Nicholas Langellier³,

Thomas M. Babinec¹, Marko Lončar¹, and Ronald L. Walsworth^{1,3}

1. *Harvard University, Cambridge, Massachusetts, USA*
2. *The MITRE Corporation, Bedford, Massachusetts, USA*
3. *University of Maryland, College Park, Maryland, USA*

Analog and Mixed Signal Diagnosis Flow Using

Fault Isolation Techniques and Simulation.....91

Tommaso Melis¹, Emmanuel Simeu¹, and Etienne Auvray²

1. *Université Grenoble Alpes, Grenoble, France*
2. *ST Microelectronics, Grenoble, France*

Fault Isolation I

High Spatial and Energy Resolution Fault Isolation by

Electron Beam Probing for Advanced Technology Nodes.....100

Jennifer J. Huening, Prasoon Joshi, Hyuk Ju Ryu, Wen-Hsien Chuang,

Di Xu, May Ling Oh, Shuai Zhao, and Tom Tong

Intel Corporation, Hillsboro, Oregon, USA

Fault Isolation II

Using NI-PXI Test Platform in Soft Defect Localization of Temperature Dependent Failures.....103

*Jed Paolo Deligente, and Saidaliah Sarip
Maxim Integrated Cavite, Philippines*

Short Wavelength Probing for Fault Isolation Applications.....108

*Ravikumar Venkat Krishnan^{1,2}, Lua Winson¹, Vasanth Somasundaram^{1,2},
Phoa Angeline¹, Pey Kin Leong², and Joel K.W. Yang²*

1. *Advanced Micro Devices, Singapore*
2. *Singapore University of Technology and Design, Singapore*

Enabling EFA on Single DIE.....116

*Rudolf Schlagen¹, Chen Chih (Ronan) Chien¹, Christopher Nemirow¹, Eddy Yang¹, Jiff Cheng¹,
William Lo¹, Howard Marks¹, Neel Leslie², and Prasad Sabbineni²*

1. *NVIDIA, Santa Clara, California, USA*
2. *Thermo Fisher Scientific, Fremont, California, USA*

FIB Circuit Analysis and Edit

FinFET Transistor Output Drive Performance Modification by Focused Ion Beam Chip Circuit Editing.....122

*Steven B. Herschbein¹, Kyle M. Winter¹, Carmelo F. Scudato¹,
Brian L. Yates¹, Edward S. Hermann¹ and John Carulli²*

1. *GLOBALFOUNDRIES, Hopewell Junction, New York, USA*
2. *GLOBALFOUNDRIES, Malta, New York, USA*

Back Side Illumination Image Sensor Characterization by Backside Circuit Editing.....129

*Jian Yu, Jin Xu and Niel Sanico
ON Semiconductor, Phoenix, Arizona, USA*

Cutting-Edge Sample Preparation from FIB to Ar Concentrated Ion Beam

Milling of Advanced Semiconductor Devices.....133

C.S. Bonifacio¹, P. Nowakowski¹, R. Li¹, M.L. Ray¹, P.E. Fiscione¹, and C. Downing²

1. *E.A. Fischione Instruments, Inc., Export, Pennsylvania, USA*
2. *Trinity College Dublin, Dublin, Ireland*

A Solution for Obtaining an Advanced Lamella Geometry on the Grid with a Single Manipulation Step.....141

*Marek Šíkula, Andrey Denisyu², Lukáš Hladík, and Jozef Vincenc Oboňa
TESCAN ORSAY HOLDING, a.s., Brno, Czech Republic*

Site Specific Sample Preparation Method for Atom Probe Tomography on Semiconductor Devices144

Roger L. Alvis¹, Zdenek Kral¹, Trevan Landin¹, Jonathan Orsborn¹, Ty J. Prosa², and Katherine P. Rice²

1. *Thermo Fisher Scientific, Hillsboro, Oregon, USA*
2. *CAMECA Instruments, Inc., Madison, Wisconsin, USA*

Faster and More Efficient FIB Sample Preparation: Exploring Single-Raster Staircase Patterning at Glancing Angle of Incidence.....150

Joseph Favata, Valery Ray and Sina Shahbazzmohamadi

University of Connecticut, Storrs, Connecticut, USA

Hardware Attacks, Security, and Reverse Engineering

Automated Via Detection for PCB Reverse Engineering.....157

Ulbert J. Botero, David Koblah, Daniel E. Capecci, Fatemeh Ganji, Navid Asadizanjani,

Damon L. Woodard, and Domenic Forte

University of Florida, Gainesville, Florida, USA

Color Normalization for Robust Automatic Bill of Materials Generation and Visual Inspection of PCBs.....172

Olivia P. Paradis, Nathan T. Jessurun, Mark Tehranipoor, and Navid Asadizanjani

University of Florida, Gainesville, Florida, USA

LASRE: A Novel Approach to Large Area Accelerated Segmentation for Reverse Engineering on SEM images.....180

Ronald Wilson, Domenic Forte, Navid Asadizanjani, and Damon L. Woodard

University of Florida, Gainesville, Florida, USA

An Overview of 3D X-ray Reconstruction Algorithms for PCB Inspection.....188

Alexandra Roberts, John True, Nathan T. Jessurun and Navid Asadizanjani

University of Florida, Gainesville, Florida, USA

Microscopy

Elemental TEM Tomography of Phase Change Memory Artificial Intelligence Hardware Case Study.....198

J. Demarest, K. Brew, H. Jagannathan, O. Ogundipe M. Rizzolo, C. Robinson, L. Tierney, and K. Toole

IBM, Albany, New York, USA

IC Decomposition and Imaging Metrics to Optimize Design File Recovery for Verification and Validation.....202

Adam R. Waite¹, Jonathan H. Scholl¹, Joshua Baur¹, Adam Kimura¹, Michael Strizich², and Glen David Via³

1. *Battelle Memorial Institute, Columbus, Ohio, USA*
2. *MicroNet Solutions, Inc., Albuquerque, New Mexico, USA*
3. *Air Force Research Labs, WPAFB, Ohio, USA*

Nanoprobe and Electrical Characterization

Nanoprobe Nodal Analysis with Stitch Diagram in Local Fault Isolation.....209

Al Gleason¹, John West¹, and Min Xia²

1. *Texas Instruments, Dallas, Texas, USA*
2. *Synopsys, Austin, Texas, USA*

Electrical Probing of 7nm SRAMS/SOC at Contact Layer.....214

Noor Jehan Saujaudin, Tim Niemi, Ted Lundquist, and Baohua Niu

Carl Zeiss SMT Inc., Process Control Solutions, Pleasanton, California, USA

Back End of Line Pulse Nanoprobe Fault Isolation Technique on RF Device with Soft Failure Issue.....219

P.K. Tan, C.Q. Chen, R. Fransiscus, A. Quah, P.T. Ng, S. M. Parab, Y.Z. Ma, and R. He

GLOBALFOUNDRIES, Singapore Pte. Ltd, Singapore

Packaging and Assembly Level Failure Analysis

Benefits of Using a CF4-Free Microwave Induced Plasma Spot Etch Process to Remove Underfill and Analyze 2.5D Modules.....226

Kevin Distelhurst¹, Joe Myers¹, Dan Bader¹, Ron Russotti¹, Pradip Pichumani², Jiaqi Tang³, and Mark McKinnon³

1. *GLOBALFOUNDRIES, Essex Junction, Vermont, USA*
2. *GLOBALFOUNDRIES, Malta, New York, USA*
3. *JIACO Instruments, Delft, The Netherlands*

Application of B-Scan SAT Mode, an Acoustic Cross Section Technique to Analyze Packaged Components beyond Delamination.....233

Srinath Rajaram¹, Denise Barrientos¹, Nadia Ahmad², Robert Carpenter¹, and Eric Barbian¹

1. *Product Analysis Lab, ON Semiconductor, Phoenix, Arizona, USA*
2. *Product Analysis Lab, ON Semiconductor, Seremban, Negeri Sembilan, Malaysia*

Influence of Alkaline Cleaning on Reliability of Stacked Copper Micro-Via.....240

Yeonseop Yu¹, Job Ha¹, HyoungRok Lee¹, Joohyung Lee¹, Kang-Young Cho¹, and Jongmyeong Jeon²

1. *Samsung Electronics, On-Yang, Chungcheongnam-Do, Republic of Korea*
2. *Samsung Electro-Mechanics, Suwon, Gyeonggi, Republic of Korea*

Localization and Characterization of Defects for Advanced Packaging Using Novel EOTPR Probing Approach and Simulation.....245

Chuan Zhang¹, Jane Y. Li¹, John Aguada¹, Jonathon Elliott¹, Somayyeh Rahimi¹, Christian Schmidt¹,

Howard Marks¹, Tom White², Jesse Alton², Brett Gibson², and Martin Igarashi²

1. *NVIDIA Corporation, Santa Clara, California, USA*
2. *TeraView Limited, Cambridge, UK*

Poster Session I

Study of Retention Time Variation due to the Change in Adjacent Wordline Voltage of BCAT DRAM Structure.....	250
<i>Dongsuck Kang^{1,2}, Ilwoo Jung¹, Jinsuob Yoon¹, Dongin Lee¹, Hyeongsun Hong¹ and Ilsub Chung²</i>	
1. Samsung Electronics Co. Ltd, Hwasung, Republic of Korea	
2. Sungkyunkwan University, Suwon, Republic of Korea	
Unlocking Novel FA Case Studies Using a Lock-In Amplifier.....	253
<i>Sukho Lee¹, Marc van Veenhuizen¹, Paolo Navaretti², and Gaia Donati²</i>	
1. NXP Semiconductors, Nijmegen, The Netherlands	
2. Zurich Instruments, Zurich, Switzerland	
Bridge Defect Case Inside Digital Circuitry.....	261
<i>Angelo Antonio Merassi and Matteo Medda</i>	
STMicroelectronics, Agrate Brianza, Italy	
A Study on the Early Detection of Metal Line Bridge Defects Using Wafer Burn-in Stress.....	264
<i>Kyunghwui Min, Hayoung Kwon, Seihui Lee, Heeil Hong, Sungsoo Yim, Jonghoon Kim, and Jung-Bae Lee</i>	
Samsung Electronics Co., Ltd, Hwaseong City, Gyeonggi-Do, Republic of Korea	
In-SEM Fault Isolation Using Voltage Contrast, EBIC/EBAC and Resistive Contrast Imaging.....	267
<i>Lori L. Sarnecki and Caleb Daigneault</i>	
ON Semiconductor, South Portland, Maine, USA	
A Minor Change in Sample Preparation Leads to Unexpected Qualification Fails During High Temperature Storage Stress Test.....	274
<i>Klaus Peter Tschernay and Thomas Haber</i>	
ams AG, Premstaetten, Austria	
Cell Charge Loss by Formation of Inversion Channel in DRAM.....	277
<i>Hoonchang Yang, Keunchul Ryu, Dongin Seo, Kyoungrak Cho, Junsik Park, Incheol Nam, Daesun Kim, Heeil Hong, Sungsoo Yim, Jonghoon Kim, and Jung-Bae Lee</i>	
Samsung Electronics Co., Ltd, Hwaseong City, Gyeonggi-Do, Republic of Korea	

Poster Session II

Optimization of Cross Sectioning for Solder Joint Using Broad Ar Ion Beam Milling with Temperature Control.....	280
<i>Natsuko Asano¹, Tamae Omoto¹, Jinfeng Lu¹, Hirobumi Morita², Natasha Erdman³ and Shunsuke Asahina¹</i>	
1. JEOL Ltd., Akishima, Tokyo, Japan	
2. Oxford Instruments KK, Shinagawa, Tokyo, Japan	
3. JEOL USA Inc., Peabody, Massachusetts, USA	

Methods of Improving Accuracy in InGaN MQWs Quantitative Analysis by STEM/EDS.....285

Jong-Shing Bow¹ and Wei-Chis Lai²

1. *Integrated Service Technology Inc., Hsinchu, Taiwan, R.O.C.*
2. *National Cheng Kung University, Tainan, Taiwan, R.O.C*

In-Situ TEM Electrical Characterization of Void Formation and Growth Along Cu Interconnect Via: FIB Based Sample Preparation Method.....290

Hagit Barda¹, Irina Geppert¹, Avraham Raz¹, and Rémy Berthier²

1. *Intel Corporation, Haifa, Israel*
2. *Protochips Company, Morrisville, North Carolina, USA*

Automated Sample Depth Targeting with Low kV Cleaning by Focused Ion Beam Microscopy for Atom Probe Tomography.....299

Woo Jun Kwon¹, Jisu Ryu¹, Christopher H. Kang¹, Michael B. Schmidt², and Nicholas Croy²

1. *ThermoFisher Scientific, Yeongtong-Ku, Suwon-Si, Gyeonggi-Do, Republic of Korea*
2. *ThermoFisher Scientific, Hillsboro, Oregon, USA*

Influence of Dose Delivery of Low-Beam Energy Gallium on FinFET Devices.....305

Michael Wong¹, Oleg Sidorov¹, Or Haimson², and Roy Goldman²,

David Donnet¹, David Tien¹, Neel Leslie¹, and Debbora Ahlgren¹

1. *Thermo Fisher Scientific, Fremont, California, USA*
2. *Annapurna Labs Ltd, Amazon, Haifa, Israel*

Semiconductor Device Radiation Damage in TEM.....311

Timothy Yeow¹, Dong Tang¹, Ioannis Alexandrou¹, Guoda Lian², Steve Boettcher², and Malik Ali²

1. *Thermo Fisher Scientific, Eindhoven, The Netherlands*
2. *IBM Inc, Hopewell Junction, New York, USA*

Posters

In-Situ Thermal Chamber 3D X-Ray Computed Tomography for Nondestructive Detection of Submicron Via-Crack in Printed Circuit Boards.....314

Daechul Choi, Sooyoung Ji, Jaelim Choi, Miyang Kim, Eunju Yang,

Sangeun Park, Jongyun Kim, and Han Kim

Samsung Electro-Mechanics Yeongtong-Gu, Suwon, Gyunggi-Do, Republic of Korea

Failure Case Studies of GaAs-Based Oxide-Confined VCSELs.....317

Kuang-Tse Ho and Ching-Hsiang Chan

Materials Analysis Technology, Hsinchu City, Taiwan

SRAM Bitcell Defect Identification Methodology Using Electrical Failure Analysis Data.....322

Hyungtae Kim, Geonho Kim, Yunrong Li, Jinyong Jeong, and Youngdae Kim

Samsung Foundry, Hwaseong-Si, Gyeonggi-Do, Republic of Korea

Ga Aggregation in Cu Layer on In-Situ TEM Analysis: Observation and Alternative Solutions.....325

Seo-Jin Kim, Byung-Kyu Park and Christopher H. Kang

Thermo Fisher Scientifics Yeongtong-Ku, Suwon-Si, Gyeonggi-Do, Republic of Korea

Improving Amplifier for OBIRCH/TIVA Application.....330

Michael Morag and Neel Leslie

Thermo Fisher Scientific, Fremont, California, USA

Product Yield, Test and Diagnostics I

Enabling Cell Aware Diagnosis in a Foundry for Accurate and Efficient Failure Analysis of Cell Internal Defects.....335

Rohan Deshpande¹, Gregory Billus¹, Nikitha Penmethsa¹, Davide Pacifico¹, Huaxing Tang², Jayant Dsouza², Randy Klingenberg², and Manish Sharma Mentor²

1. GLOBALFOUNDRIES, Malta, New York, USA
2. GLOBALFOUNDRIES, Wilsonville, Oregon, USA

Nano-Indentation for Evaluating Low-K Dielectric Adhesion.....338

Jeff Gambino¹, Tim Nitschke¹, Carrie Taylor¹, Will Barth¹, Harold Anderson², Wentao Qin², and Robert Watkins²

1. ON Semiconductor, Pocatello, Idaho, USA
2. ON Semiconductor, Phoenix, Arizona, USA

Failure Analysis of Total-Dose Radiation-Induced Degradation on FinFET Logic ICs.....341

Joy Y. Liao, Somayyeh Rahimi, Christian Schmidt, and Howard Lee Marks

NVIDIA Corporation, Santa Clara, California, USA

On Debugging Intermittent Chain Hold-Time Failures Caused by Process Variations for FinFET Technology.....345

Huaxing Tang¹, Allen Yang², Zhanjun Shu³, Eden Cai³, Shizhong Chen², Xin Wen⁴, and Fanjin Meng⁴

1. Mentor, A Siemens Business, Wilsonville, Oregon, USA
2. UNISOC, Hangzhou, China
3. UNISOC, Shanghai, China
4. Mentor, A Siemens Business, Shanghai, China

Fault Isolation Using Layout Pattern Analysis.....352

Atul Chittora, Neerja Bawaskar, Shobhit Malik, Monisa R Babu, Fadi Batarseh, Janam Bakshi, Davide Pacifico, and Shenghua Song
GLOBALFOUNDRIES U.S. Inc, Malta, New York, USA

Sample Prep and Device Deprocessing

Laser Chemical Etching Trench Refinements for Backside Debug Journey to the Circuit Layer.....	357
<i>Matthew M. Mulholland¹, Shida Tan¹, Muhammad Usman Raza¹, Matthew Levesque², Jordan Furlong², Christopher G.L. Ferri², Robert Chivas², Michael DiBattista², and Scott Silverman²</i>	
1. Intel Corporation, Santa Clara, California, USA	
2. Varioscale San Marcos, California, USA	
Cross Sectional Passive Voltage Contrast Approach for Gate Oxide Breakdown Defect Isolation and Visualization for TEM Analysis.....	362
<i>S.L. Ting, P.K. Tan, Y.L. Pan, H.H.W. Thoungh, S.Y. Thum, F. Rivai, P.T. Ng, S.J. Moon, D.Nagalingam, T.T. Yu, S.P. Neo, and C.Q. Chen</i>	
<i>GLOBALFOUNDRIES, Singapore</i>	
A Novel Deprocessing Technique for Revealing Transistor-Level Damage on 7nm FinFET Devices.....	370
<i>Fei Long Xu, Phoumra Tan, and Dan Nuez</i>	
<i>Xilinx, Inc., San Jose, California, USA</i>	
A Novel Sample Preparation Approach for Dopant Profiling of 14 nm FinFET Devices with Scanning Capacitance Microscopy.....	375
<i>Nirmal Adhikari, Phil Kaszuba, Gaitan Mathieu, Erik McCullen, Thom Hartswick, and Joe Myer</i>	
<i>GLOBALFOUNDRIES, Essex Junction, Vermont, USA</i>	
Author Index.....	379