
High Purity and High Mobility Semiconductors 16

Editors:

E. Simoen

O. Kononchuk

O. Nakatsuka

C. Claeys



**Sponsoring Division:
Electronics and Photonics**



Published by
The Electrochemical Society
65 South Main Street, Building D
Pennington, NJ 08534-2839, USA
tel 609 737 1902
fax 609 737 2743
www.electrochem.org

ecstransactions™

Vol. 102, No. 4

Copyright 2021 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902

Fax 609.737.2743

e-mail: ecs@electrochem.org

Web: www.electrochem.org

ISSN 1938-6737 (online)

ISSN 1938-5862 (print)

ISBN 978-1-60768-917-1 (PDF)

Printed in the United States of America.

Table of Contents

Preface *iii*

Chapter 2 Photovoltaics and Layer Transfer

Formation and Characterization of $\text{Ge}_{1-x-y}\text{Si}_x\text{Sn}_y/\text{Ge}$ Heterojunction Structures for Photovoltaic Cell Application 3
O. Nakatsuka, S. Asaba, M. Kurosawa, M. Sakashita, N. Taoka, S. Zaima

(Invited) Application of Machine Learning for High-Performance Multicrystalline Materials 11
N. Usami

(Invited) Layer Transfer Technology for Stacked Multi-Channel Semiconductor-on-Insulator Platform 17
W. H. Chang, T. Z. Hong, P. J. Sung, T. Irisawa, H. Ishii, Y. J. Lee, T. Maeda

Chapter 3 Implantation and Processing Defects in Silicon

(Invited) Impact of the Substrate Specifications on the Extended Defects Induced by the Deep Trench Isolation 29
I. Mica, P. Monge Roffarello, D. Dutartre, M. Basso, A. Abbadie, J. Frascaroli, M. Tonini, L. Livellara, G. M. Mari, S. Bertaiola, F. Illuzzi

Chapter 4 Doping and Diffusion

(Invited) Applications of the Hakoniwa Method to Impurity Atoms Wandering Inside Si Wafers 39
E. Kamiyama, K. Sueoka

Chapter 5 **High-Mobility Semiconductors**

<i>(Invited)</i> Defect Engineering for Monolithic Integration of III-V Semiconductors on Silicon Substrates <i>C. Claeys, E. Simoen</i>	53
<i>(Invited)</i> Schottky Barrier Height Control at Metal/Ge Interface by Insertion of Nitrogen Contained Amorphous Layer <i>K. Yamamoto, D. Wang, H. Nakashima</i>	63
<i>(Invited)</i> Interface Treatment Related Defects During Ge Gate Stack Formation <i>D. Misra</i>	73
<i>(Gordon E. Moore Award)</i> Impact of Micro-/Nano-Electronics, Miniaturization Limit, and Technology Development for the Next 10 Years and After <i>H. Iwai</i>	81
Author Index	97