

2021 IEEE International 3D Systems Integration Conference (3DIC 2021)

**Raleigh, North Carolina, USA
15 – 18 November 2021**



**IEEE Catalog Number: CFP21DIC-POD
ISBN: 978-1-6654-1707-5**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21DIC-POD
ISBN (Print-On-Demand):	978-1-6654-1707-5
ISBN (Online):	978-1-6654-1706-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SESSION 1: BONDING I

3D INTERCONNECTION USING COPPER DIRECT HYBRID BONDING FOR GAN ON SILICON WAFER	1
<i>C. Dubarry; L. Arnaud; M. L. Calvo Munoz; G. Mauguén; S. Moreau; R. Crochemore; N. Bresson; B. Aventurier</i>	
BOND STRENGTH OPTIMIZATION OF PLASMA ACTIVATED LOW TEMPERATURE OXIDE-OXIDE FUSION BONDING THROUGH THERMOCYCLING	5
<i>Patrick Krüger; Thomas Voß; Matthias Wietstruck</i>	

SESSION 2: BONDING II

MULTI-DIE TO WAFER BONDING THROUGH PLASMA-ACTIVATED CU-CU DIRECT BONDING IN AMBIENT CONDITIONS	10
<i>Liangxing Hu; Simon Chun Kiat Goh; Yu Dian Lim; Peng Zhao; Michael Joo Zhong Lim; Chuan Seng Tan</i>	
CU-CU DIRECT BONDING THROUGH HIGHLY ORIENTED CU GRAINS FOR 3D-LSI APPLICATIONS	15
<i>M. Murugesan; E. Sone; A. Simomura; M. Motoyoshi; M. Sawa; K. Fukuda; M. Koyanagi; T. Fukushima</i>	

SESSION 3: DESIGN I

PROPOSED STANDARDIZATION OF HETEROGENOUS INTEGRATED CHIPLET MODELS	19
<i>Anthony Mastroianni; Benjamin Kerr; Jawad Nasrullah; Kevin Cameron; Hockshan James Wong; David Ratchkov; Joseph Reynick</i>	
MULTI-ANN EMBEDDED SYSTEM BASED ON A CUSTOM 3D-DRAM	27
<i>Lee B. Baker; Robert Patti; Paul Franzon</i>	
A VIRTUAL PLATFORM FOR OBJECT DETECTION SYSTEMS	34
<i>Qianli Zhao; W. Rhett Davis</i>	

SESSION 4: FUTURE DIRECTIONS IN 3DIC

RECENT ADVANCES AND FUTURE CHALLENGES IN 2.5D/3D HETEROGENEOUS INTEGRATION	40
<i>Tanay Karnik</i>	
3D INTEGRATION - TRENDS, CHALLENGES AND OPPORTUNITIES	41
<i>Madhavan Swaminathan</i>	

SESSION 5: DESIGN II

DESIGN FOR 3-D STACKED NEURAL NETWORK CIRCUIT WITH CYCLIC ANALOG COMPUTING	42
<i>Koji Kiyoyama; Yoshihiko Horio; Takafumi Fukushima; Hiroyuki Hashimoto; Takemori Orima; Mitsumasa Koyanagi</i>	
IMPLEMENTATION OF A CHAOTIC NEURAL NETWORK RESERVOIR ON A TSV/μBUMP STACKED 3D CYCLIC NEURAL NETWORK INTEGRATED CIRCUIT	46
<i>Yoshihiko Horio; Takemori Orima; Koji Kiyoyama; Mitsumasa Koyanagi</i>	

SESSION 6: THERMAL AND DESIGN

ELECTRICAL AND PERFORMANCE BENEFITS OF ADVANCED MONOLITHIC COOLING FOR 2.5D HETEROGENEOUS ICS	50
<i>Sreejith Kochupurackal Rajan; Ankit Kaul; Gary S. May; Muhannad S. Bakir</i>	

THERMAL RELIABILITY CONSIDERATIONS OF RESISTIVE SYNAPTIC DEVICES FOR 3D CIM SYSTEM PERFORMANCE.....	55
<i>Ankit Kaul; Yandong Luo; Xiaochen Peng; Shimeng Yu; Muhannad S. Bakir</i>	
A REVIEW OF 3D-DYNAMIC RANDOM-ACCESS MEMORY BASED NEAR-MEMORY COMPUTATION.....	60
<i>Prasanth Prabu Ravichandiran; Paul D. Franzon</i>	

SESSION 7: TECHNOLOGIES

A LOW-COST AND LOW-TEMPERATURE METHOD TO REALIZE CARBON NANOTUBE CONDUCTOR IN THROUGH-SILICON-VIA.....	66
<i>Ziyue Zhang; Yingtao Ding; Baoyan Yang; Anrun Ren; Zhiming Chen</i>	
INTEGRATION OF DAMAGE-LESS PROBE CARDS USING NANO-TSV TECHNOLOGY FOR MICROBUMPED WAFER TESTING.....	70
<i>Takafumi Fukushima; Shinichi Sakuyama; Masatomo Takahashi; Hiroyuki Hashimoto; Jichoel Bea; Theodorus Marcello; Hisashi Kino; Tetsu Tanaka; Mitsumasa Koyanagi; Murugesan Mariappan</i>	

SESSION 8: DESIGN III

FULLY INTEGRATED TRANSFORMER LESS FLOATING GATE DRIVER FOR 3D POWER SUPPLY ON CHIP	74
<i>Yuske Ogushi; Satoshi Matsumoto</i>	
NUMERICAL PREDICTIONS OF 3D POWER-SUPPLY ON CHIP TAKING INTO CONSIDERATIONS OF PROXIMITY EFFECT.....	80
<i>Shinei Miyasaka; Satoshi Matumoto</i>	
NUMERICAL INVESTIGATIONS FOR 3D POWER SUPPLY ON CHIP BY COUPLING OF THERMAL-FLUID, CIRCUIT, AND ELECTROMAGNETIC FIELD SIMULATIONS.....	84
<i>Ayano Furue; Satoshi Matsumoto</i>	

Author Index