

2022 IEEE International Memory Workshop (IMW 2022)

Dresden, Germany
15 – 18 May 2022



IEEE Catalog Number: CFP22NOV-POD
ISBN: 978-1-6654-9946-0

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22NOV-POD
ISBN (Print-On-Demand):	978-1-6654-9946-0
ISBN (Online):	978-1-6654-9947-7
ISSN:	2330-7978

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

IMW 2022 TABLE OF CONTENTS

Committees	ix
Summary of Events	xi
Schedule and Technical Program.....	xiii
Sponsors	xvi
Session #1 Keynotes	
[1.1] 3D NAND Flash Status and Trends	1
<i>Lars Heineck and Jin Liu</i>	
[1.2] From Emergence to Prevalence: 22FDX® Embedded STT-MRAM Keynote	5
<i>Johannes Müller, Aleksandra Titova, Hongsik Yoon, Thomas Merbeth, Martin Weisheit, Georg Wolf, Sanjeeb Bharali, Bert Pfefferling, Yuichi Otani, Tetyana Shapoval, Alberto Cagliani, Ferenc Vajda, Pedram Sadeghi, Christiana Villas-Boas Grimm, Frank Krause, Ines Altendorf, Gabriele Congedo, Robert Binder, Joachim Metzger, Alexander Lajn, Markus Langner, Young Seon You, Oliver Kallensee, Vinayak B. Naik, Kazutaka Yamane, and Steven Soss</i>	
[1.3] Non Volatile Memory in Advanced Smart Power Technology: Product Requirements and Integration Solutions Keynote	9
<i>Giuseppe Croce</i>	
Session #2 RRAM+PCRAM I	
[2.1] High Temperature Stability Embedded ReRAM for 2x nm Node and Beyond Invited	13
<i>G. Molas, G. Piccolboni, A. Bricalli, A. Verdy, I. Naot, Y. Cohen, A. Regev, I. Naveh, D. Deleruyelle, Q. Rafhay, N. Castellani, L. Reganaz, A. Persico, R. Segaud, J. F. Nodin, V. Meli, S. Martin, F. Andrieu, and L. Grenouillet</i>	
[2.2] Structural and Device Considerations for Vertical Cross Point Memory with Single-Stack Memory toward CXL Memory Beyond 1x nm 3DXP	17
<i>Sijung Yoo, Donghoon Kim, Yoon Mo Koo, Sujee Kim Wooju Jeong, Hyungjoon Shim, Won-Jun Lee, Beom Seok Lee, Seungyun Lee, Hyejung Choi, Hyung Dong Lee, Taehoon Kim, and Myung-Hee Na</i>	
[2.3] Modeling Environment for Ge-Rich GST Phase Change Memory Cells	21
<i>M. Baldo, L. Laurin, E. Petroni, G. Samanni, M. Allegra, E. Gomiero, D. Ielmini, and A. Redaelli</i>	

Session #3 Posters

[P1] Extreme Temperature ($> 200^{\circ}\text{C}$), Radiation Hard ($> 1 \text{ Mrad}$), Dense (sub-50 nm CD), Fast (2 ns Write Pulses), Non-Volatile Memory Technology Poster.....	25
Saurabh V. Suryavanshi, Greg Yeric, Max Irby, X. M. Henry Huang, Glen Rosendale, and Lucian Shifren	
[P2] SSD Drive Failure Prediction on Alibaba Data Center using Machine Learning Poster.....	29
Lei Chen, Zongpeng Zhu, Anyu Li, Najmeh Mashhadi, Robert Frickey, Jinhe Ye, and Xin Guo	
[P3] Non-Volatile Memory Application to Quantum Error Correction with Non-Uniformly Quantized CiM Poster.....	34
Yuya Ichikawa, Akira Goda, Chihiro Matsui, and Ken Takeuchi	
[P4] Endurance Improvements and Defect Characterization in Ferroelectric FETs through Interface Fluorination Poster	38
Y. Raffel, R. Olivo, M. Lederer, F. Müller, R. Hoffmann, T. Ali, K. Mertens, L. Pirro, M. Drescher, S. Beyer, T. Kämpfe, K. Seidel, L. M. Eng, and J. Heitmann	
[P5] Influence of Interfacial Oxide Layers in $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Based Ferroelectric Capacitors on Reliability Performance Poster	42
Ruben Alcala, Furqan Mehmood, Pramoda Vishnumurthy, Terence Mittmann, Thomas Mikolajick, and Uwe Schroeder	
[P6] Recognition Accuracy Enhancement using Interface Control with Weight Variation-Lowering in Analog Computation-in-Memory Poster.....	46
Sangsu Park, Gyonhui Lee, Youngjae Kwon, Dong Ik Suh, Hanwool Lee, Sangeun Je, Dabin Kim, Dohan Lee, Seungwook Ryu, Seungbum Kim, Eulseok Kim, Sunghoon Lee, Kyoung Park, Seho Lee, Myung-Hee Na, and Seonyong Cha	
[P7] A Novel 3D 1T1R RRAM Architecture for Memory-Centric Hyperdimensional Computing Poster	49
T. Dubreuil, P. Amari, S. Barraud, J. Lacord, E. Esmanhotto, V. Meli, S. Martin, N. Castellani, B. Previtali, and F. Andrieu	
[P8] An Analytical Model for Thin Film Pattern-Dependent Asymmetric Wafer Warpage Prediction Poster	53
Weishen Chu, Seyyed Ehsan Esfahani Rashidi, Yanli Zhang, Johann Alsmeyer, and Toshiyuki Segawa	
[P9] Study of Nanosecond Laser Annealing on Silicon Doped Hafnium Oxide Film Crystallization and Capacitor Reliability Poster	57
T. Ali, R. Olivo, S. Kerdilès, D. Lehninger, M. Lederer, D. Sourav, A-S. Royet, A. Sünbül, A. Prabhu, K. Kühnel, M. Czernohorsky, M. Rudolph, R. Hoffmann, C. Charpin-Nicolle, L. Grenouillet, T. Kämpfe, and K. Seidel	
[P10] Bi-Directional Read Method to Reduce SOT-Specific Read Disturbance for Highly Reliable SOT-MRAM Poster	61
Akihiro Yamada, Yuwa Kishi, and Takayuki Kawahara	
[P11] In-Memory 3D NAND Flash Hyperdimensional Computing Engine for Energy-Efficient SARS-CoV-2 Genome Sequencing Poster.....	65
Po-Kai Hsu and Shimeng Yu	

Session #4 MRAM+FERRO I

[4.1] Racetrack Memory: A High Capacity, High Performance, Non-Volatile Spintronic memory <i>Invited</i>	69
Stuart Parkin	
[4.2] Performance Benchmarking of Spin-Orbit Torque Magnetic RAM (SOT-MRAM) for Deep Neural Network (DNN) Accelerators	73
Yandong Luo, Piyush Kumar, Yu-Ching Liao, William Hwang, Fen Xue, Wilman Tsai, Shan X. Wang, Azad Naeemi, and Shimeng Yu	
[4.3] Variability and Disturb Sources in Ferroelectric 3D NANDs and Comparison to Charge-Trap Equivalents	77
Milan Pesić, Andrea Padovani, Tommaso Rollo, Bastien Beltrando, Jack Strand, Parnika Agrawal, Alexander Shluger, and Luca Larcher	
[4.4] Integration of BEoL Compatible 1T1C FeFET Memory into an Established CMOS Technology	81
David Lehninger, Hannes Mähne, Tarek Ali, Raik Hoffmann, Ricardo Olivo, Maximilian Lederer, Konstantin Mertens, Thomas Kämpfe, Kati Biedermann, Matthias Landwehr, Andreas Heinig, Defu Wang, Yukai Shen, Kerstin Berner, Steffen Thiem, and Konrad Seidel	
[4.5] A Comprehensive Variability Study of Doped HfO ₂ FeFET for Memory Applications.....	85
N. Ronchi, L.-Å. Ragnarsson, U. Celano, B. Kaczer, K. Kaczmarek, K. Banerjee, S. R. C. Mitchell, G. Van den bosch, and J. Van Houdt	

Session #5 Flash+ 3D-NAND

[5.1] NOR Flash-Based Multilevel In-Memory-Searching Architecture for Approximate Computing	89
Yu-Hsuan Lin, Po-Hao Tseng, Feng-Min Lee, Ming-Hsiu Lee, Chih-Chang Hsieh, Dai-Ying Lee, Keh-Chung Wang, and Chih-Yuan Lu	
[5.2] Toward 7 Bits per Cell: Synergistic Improvement of 3D Flash Memory by Combination of Single-Crystal Channel and Cryogenic Operation.....	93
Hitomi Tanaka, Yuta Aiba, Takashi Maeda, Kensuke Ota, Yusuke Higashi, Keiichi Sawa, Fumie Kikushima, Masayuki Miura, and Tomoya Sanuki	
[5.3] At the Extreme of 3D-NAND Scaling: 25 nm Z-Pitch with 10 nm Word Line Cells	97
S. Rachidi, A. Arreghini, D. Verreck, G. L. Donadio, K. Banerjee, K. Katcko, Y. Oniki, G. Van den bosch, and M. Rosmeulen	

Session #6 RRAM+PCRAM II

[6.1] NanoBridge Technology for Embedded Nonvolatile Memory Application <i>Invited</i>	101
Munehiro Tada	
[6.2] 1S1R Sub-Threshold Operation in Crossbar Arrays for Low Power BNN Inference Computing	105
J. Minguet Lopez, F. Rummens, L. Reganaz, A. Heraud, T. Hirtzlin, L. Grenouillet, G. Navarro, M. Bernard, C. Carabasse, N. Castellani, V. Meli, S. Martin, T. Magis, E. Vianello, C. Sabbione, D. Deleruyelle, M. Bocquet, J. M. Portal, G. Molas, and F. Andrieu	

[6.3] Reliability of 28nm Embedded RRAM for Consumer and Industrial Products	109
<i>Christian Peters, Frank Adler, Karl Hofmann, and Jan Otterstedt</i>	
[6.4] Multilayer Deposition in Phase-Change Memory for Best Endurance Performance and Reduced Bit Error Rate	112
<i>G. Navarro, C. Sabbione, V. Meli, L. E. Nistor, M. Frei, J. Garrione, M. Tessaire, F. Fillot, N. Bernier, E. Nolot, B. Sklenard, J. Li, S. Martin, N. Castellani, G. Bourgeois, M. C. Cyrille, and F. Andrieu</i>	
[6.5] Persistent xSPI STT-MRAM with up to 400MB/s Read and Write throughput.....	116
<i>S. M. Alam, D. Houssameddine, F. Neumeyer, I. Rahman, M. DeHerrera, S. Ikegawa, P. Sanchez, X. Zhang, Y. Wang, J. Williams, D. Gogl, H. Xu, M. Farook, D. Aceves, H. K. Lee, F. B. Mancoff, M. Chou, CH. Tan, B. Huang, S. Mukherjee, M. Lu, A. Shah, K. Nagel, Y. Kim, and S. Aggarwal</i>	

Session #7 MRAM+FERRO II

[7.1] Spin-Transfer-Torque MRAM: The Next Revolution in Memory <i>Invited</i>	120
<i>Daniel C. Wор ledge</i>	
[7.2] A Physics Based MTJ Compact Model for State-of-the-Art and Emerging STT-MRAM Failure Analysis and Yield Enhancement	124
<i>Nishtha S. Gaul, Akhilesh Jaiswal, Hongsik Yoon, Taeyoung Lee, Kazutaka Yamane, Joe Versaggi, Rick Carter, and Bipul C. Paul</i>	
[7.3] Edge Retraining of FeFET LM-GA CiM for Write Variation & Reliability Error Compensation	128
<i>Shinsei Yoshiyuki, Naoko Misawa, Kasidit Toprasertpong, Shinichi Takagi, Chihiro Matsui, and Ken Takeuchi</i>	
[7.4] Memory Window Expansion for Ferroelectric FET Based Multilevel NVM: Hybrid Solution with Combination of Polarization and Injected Charges.....	132
<i>Jae-Gil Lee, Joongsik Kim, Dong Ik Suh, Illo Kim, Gwon Deok Han, Seung Wook Ryu, Seho Lee, Myung-Hee Na, Seon Yong Cha, Hyeon Woo Park, and Cheol Seong Hwang</i>	

Session #8 Storage Memory+3D-NAND

[8.1] Liquid Memory and the Future of Data Storage <i>Invited</i>	136
<i>M. Rosmeulen, C. Lockhart de la Rosa, K. Willems, S. Fransen, B.-Y. Shih, D. Verrecek, V. Kalangi, F. Yasin, H. Philipsen, Y. T. Set, N. Ronchi, W. Van Roy, O. Y. F. Henry, A. Arreghini, G. Van den bosch, and A. Furnémont</i>	
[8.2] Highly Stackable 3D Ferroelectric NAND Devices: Beyond the Charge Trap Based Memory	140
<i>Sunghyun Yoon, Sung-In Hong, Garam Choi, Daehyun Kim, Illo Kim, Seok Min Jeon, Changhan Kim, and Kyunghoon Min</i>	
[8.3] High-K Incorporated in a SiON Tunnel Layer for 3D NAND Programming Voltage Reduction	144
<i>L. Breuil, L. Nyns, S. Rachidi, K. Banerjee, A. Arreghini, J. Bastos, S. Ramesh, G. Van den bosch, and M. Rosmeulen</i>	

[8.4] Thermally Stable, Packaged Aware LV HKMG Platforms Benchmark to Enable Low Power I/O for Next 3D NAND Generations	148
Alessio Spessot, Shairfe Muhammad Salahuddin, Ricardo Escobar, Romain Ritzenthaler, Yang Xiang, Rahul Budhwani, Eugenio Dentoni Litta, Elena Capogreco, Joao Bastos, Yangyin Chen, and Horiguchi Naoto	
Author Index	152