# TABLE OF CONTENTS

A Hardware-Based Evolutionary Algorithm with Multi-Objective Optimization Operators for On-Chip Transient Fault Detection ..................................................................................................................... 1  
   Marcel Merten, Sebastian Huhn, Rolf Drechsler

A Highly Reliable and Low Power RHBD Flip-Flop Cell for Aerospace Applications .................................................. 8  
   Aibin Yan, Kuikui Qian, Jie Cui, Ningning Cui, Zhengfeng Huang, Xiaoqing Wen, Patrick Girard

A New Method to Generate Software Test Libraries for In-Field GPU Testing Resorting to High-Level Languages ................................................................................................................................. 14  
   Juan-David Guerrero-Balaguera, Josie E. Rodriguez Condia, Matteo Sonza Reorda

Exploring Model-Based Failure Prediction of Passive Bio-Electro-Mechanical Implants .............................................. 21  
   Daniel Gulick, Yuna Jung, Seunghyun Lee, Suely Ozev, Jennifer Blain Christen

Fault Modeling and Test Generation for Technology-Specific Defects of Skyrmion Logic Circuits .......................... 28  
   Ziqi Zhou, Ujjwal Guin, Peng Li, Vishwani D. Agrawal

Fault-Tolerant Neuromorphic Computing with Functional ATPG for Post-Manufacturing Re-Calibration ................. 35  
   Soayed Tuhin Ahmed, Mehdi B. Tahoori

Memristor-Specific Failures: New Verification Methods and Emerging Test Problems ............................................. 42  
   Baishakhi Rani Biswas, Sandeep Gupta

Methods for Testing Path Delay and Static Faults in RSFQ Circuits ........................................................................ 49  
   Mingye Li, Fangzhou Wang, Sandeep Gupta

Voltage Tuning for Reliable Computation in Emerging Resistive Memories ............................................................. 56  
   Mahta Mayahinia, Atousa Jafari, Mehdi B. Tahoori

Machine Learning-Based Overkill Reduction Through Inter-Test Correlation ........................................................ 63  
   D. Neethirajan, V. A. Niranjan, R. Willis, A. Nahar, D. Webster, Y. Makris

Semi-Supervised Root-Cause Analysis with Co-Training for Integrated Systems ..................................................... 70  
   Renjian Pan, Xin Li, Krishnendu Chakrabarty

The Least-Squares Approach to Systematic Error Identification and Calibration in Semiconductor Multisite Testing ...................................................................................................................... 77  
   Praise O. Farayola, Isaac Bruce, Shravan K. Chaganti, Abalhassan Sheikh, Srivaths Ravi, Dang Chen

Balanced Dual-Mask Protection Scheme for GIFT Cipher Against Power Attacks .................................................. 84  
   N/A

FSMx: Finite State Machine Extraction from Flattened Netlist with Application to Security ..................................... 90  
   Rasheed Kibria, Nusrat Farzana, Farimah Farahmandi, Mark Tehranipoor

Run-Time Hardware Trojan Detection in Analog and Mixed-Signal ICs ............................................................... 97  
   Antonios Pavlidis, Eric Faehn, Marie-Minerve Louerat, H.-G. Stratigopoulos
Accurate Estimation of Test Pattern Counts for a Wide-Range of EDT Input/Output Channel Configurations ................................................................. 105
Shi-Xuan Zheng, Chung-Yu Yeh, Kuen-Jong Lee, Chen Wang, Wu-Tung Cheng, Mark Kassab, Janusz Rajski, Sudhakar M. Reddy

FIFO Topology Aware Stalling for Accelerating Coverage Convergence of Stalling Regressions ............. 112
Debarshi Chatterjee, Parth Lathigara, Siddhant Dhodhi, Chad Parsons

MBIST-Based Trim-Search Test Time Reduction for STT-MRAM ................................................................. 119
Christopher Münch, Jongsin Yun, Martin Keim, Mehdi B. Tahoori

Exploiting Post-Silicon Debug Hardware to Improve the Fault Coverage of Software Test Libraries .......... 126
Riccardo Cantoro, Francesco Garau, Riccardo Masante, Sandro Sartoni, Virendra Singh, Matteo Sonza Reorda

Fast Test Generation for Structurally Similar Circuits .................................................................................. 133
Jerin Joe, Nilanjun Mukherjee, Irith Pomeranz, Janusz Rajski

Rule Generation for Classifying SLT Failed Parts ......................................................................................... 140
Hu-Chieh Hsu, Cheng-Che Lu, Shih-Wei Wang, Kelly Jones, Kai-Chiang Wu, Mango C.-T. Chao

All Digital Low-Overhead SAR ADC Built-In Self-Test for Fault Detection and Diagnosis ...................... 147
Mona Ganji, Marampally Saikiran, Degang Chen

Fast RF Mismatch Calibration Using Built-In Detectors ............................................................................. 154
Muslum Emir Avci, Sule Ozev, Y. B. Chethan Kumar

Performance Degradation Monitoring for Analog Circuits Using Lightweight Built-In Components .......... 161
Bora Bilgic, Sule Ozev

Novel Technique for Manufacturing & In-System Testing of Large Scale SoC Using Functional Protocol Based High-Speed I/O ........................................................................................................... 168
Amit Pandey, Brendan Tully, Abhijeet Samudra, Ajay Nagarandal, Karthikeyan Natarajan, Rahul Singhal

NVIDIA MATHS: Mechanism to Access Test-Data Over High-Speed Links ............................................. 175
Mahmut Yilmaz, Pavan Kumar Datla Jagannadh, Kaushik Narayanun, Shantanu Sarangi, Francisco Da Silva, Joe Sarmiento, Smbat Tonoyan, Ashwin Chintaluri, Animesh Khare, Milind Sonawane, Ashish Kumar, Anitha Kalva, Alex Hsu, Jayesh Pandey

On-Die Noise Measurement During Automatic Test Equipment (ATE) Testing and In-System-Test (IST) ......................................................................................................................................... 182
Seyed Nima Mozaffari, Bonita Bhaskaran, Shantanu Sarangi, Suhas Satheesh, Kuo Lin Fu, Nithin Valentine, P. Manikandan, Mahmut Yilmaz

Special Session: Calibrating Mismatch in an ISFET with a Floating-Gate .................................................. 188
Sahil Shah, Jennifer Blain Christen

Special Session: Testing and Characterization for Large-Scale Programmable Analog Systems ................ 192
Jennifer Hasler

Special Session: A Testability Practitioner’s Guide to Chiplets ................................................................ 197
Abram Detofsky

Special Session: Test Impact of Multi-Die Packages ............................................................................... 199
Vineet Pancholi
Special Session: A Call to Standardize Chip-Let Interconnect Testing.............................. 201
Sreejit Chakravarty

Special Session: Closed Chassis Platform Debug of Compute Systems Using the Functional
Ubiquitous USB Type-C Receptacle ...................................................................................... 204
Sankaran Menon, Rolf Kuehnis

Special Session: Fault-Tolerant Deep Learning: A Hierarchical Perspective ...................... 208
Cheng Liu, Zhen Gao, Siting Liu, Xuefei Ning, Huawei Li, Xiaowei Li

Special Session: Fault Criticality Assessment in AI Accelerators...................................... 220
Arjun Chaudhuri, Jonti Talukdar, Krishnendu Chakrabarty

Special Session: Effective In-Field Testing of Deep Neural Network Hardware Accelerators........ 224
Shamik Kundu, Suvadeep Banerjee, Arnab Raha, Kanad Basu

Special Session: Towards an Agile Design Methodology for Efficient, Reliable, and Secure ML
Systems..................................................................................................................................... 228
Shail Dave, Alberto Marchisio, Muhammad Abdullah Hanif, Amira Guesmi, Aviral
Shrivastava, Ihsen Alouani, Muhammad Shafique

Special Session: STT-MRAMs: Technology, Design and Test............................................. 242
Anteneh Gebregiorgis, Lizhou Wu, Christopher Münch, Siddharth Rao, Mehdi B. Tahoori,
Said Hamdioui

Special Session: On the Reliability of Conventional and Quantum Neural Network Hardware ......... 252
Mehdi Sadi, Yi He, Yanjing Li, Mahabubul Alam, Satwik Kundu, Swaroop Ghosh, Javad
Bahrami, Naghmeh Karimi

Chris Mangelsdorf, Manasa Madhvaraj, Salvador Mir, Manuel Barragan, Daisuke Ilmori,
Takayuki Nakatani, Shogo Katayama, Gaku Ogihara, Yujie Zhao, Jianglin Wei, Anna
Kuwana, Kentaroh Katoh, Kazumi Hatayama, Haruo Kobayashi, Keno Sato, Takashi Ishida,
Toshiyuki Okamoto, Tomotsu Ichikawa

Innovative Practices Track: High Speed Test Fabric ................................................................. 265
Bala Tarun Nelapatla, Rahul Singhal, Michael Daub, Zoran Stanojevics

Innovative Practices Track: Next Generation Test Standards .................................................. 266
Arani Sinha

Innovative Practices Track: New Methods for System Level Test of Image Projection and Radar
VLSI Systems.............................................................................................................................. 267
Rubin A. Parekhji

Innovative Practices Track: Test of 3D ICs & Chiplets ............................................................. 268
Sandeep Kumar Goel, Sandeep Pendharkar, Chunsheng Liu

Innovative Practices Track: Silent Data Errors ....................................................................... 269
Arani Sinha

Innovative Practices Track: What’s Next for Automotive: Where and How to Improve Field Test
and Enhance SoC Safety ........................................................................................................... 270
Minqiang Peng, Youfa Wu, Jialiang Li, Alex Yu, Grigor Tshagharyan, Costas Argyrides,
Vilas Sridharan, Gurgen Harutyunyan, Yervant Zorian, Nilanjan Mukherjee
Innovation Practices Track: Security in Test and Test for Security ........................................... 271
    Gang Qu, Benjamin Tan, Kuheli Pratihar, Debdeep Mukhopadhyay, Ramesh Karri
Innovation Practices Track: Silicon Telemetry for Dependability ........................................... 272
    Fei Su, Stephen Crosher, Andrea Matteucci, Yuwen Zou
Innovative Practices Track: Novel Methods for Validation and Test....................................... 273
    Nitin Chaudhary

Author Index