

2021 IEEE International on Rapid System Prototyping (RSP 2021)

**Virtual Conference
14 October 2021**



IEEE Catalog Number: CFP21047-POD
ISBN: 978-1-6654-6957-9

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21047-POD
ISBN (Print-On-Demand):	978-1-6654-6957-9
ISBN (Online):	978-1-6654-6956-2
ISSN:	2150-5500

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Session A – FPGA Prototyping and Platforms – Chair: Frédéric Rousseau, TIMA/University Grenoble-Alpes

FPGA Prototyping of Systolic Array-based Accelerator for Low-Precision Inference of Deep Neural Networks	1
<i>S. Kim, S. Cho, E. Park, S. Yoo</i>	
An FPGA-based Emulation Platform for Edge Computing Node Design Exploration.....	8
<i>T. Soriano, D. Novo, P. Benoit</i>	
Prototyping FPGA through Overlays	15
<i>T. Bollengier, L. Lagadec, C. Teodorov</i>	
Data Augmentation Framework for Smart Sensor System Development Using the Sensor-in-the-Loop Prototyping Platform	22
<i>N. Buscher, D. Gis, J.-P. Wolff, C. Haubelt</i>	

Session B – Simulation and Emulation Techniques – Chair: Kenneth Kent, University of New Brunswick

Template-Driven and Hardware-Centric Cross-Domain E/E Architecture Simulation.....	29
<i>K. Neubauer, L. Masing, M. Mahl, J. Becker, M. Kramer, C. Reichmann</i>	
Implementing Rowhammer Memory Corruption in the gem5 Simulator.....	36
<i>L. France, F. Bruguier, M. Mushtaq, D. Novo, P. Benoit</i>	
Instruction Set Design Methodology for In-Memory Computing through QEMU-based System Emulator	43
<i>K. Mambu, J. Dumas, H.-P. Charles, M. Kooli</i>	

Session C – Architecture and Design Space Exploration – Chair: Sungjoo Yoo, Seoul National University

HyCo: A Low Latency Hybrid Control Plane for Optical Interconnection Networks	50
<i>F. Gohring De Magalhaes, M. Nikdast, O. Liboiron-Ladouceur, F. Hessel, G. Nicolescu</i>	
Heterogeneous Logic Implementation for Adders in VTR	57
<i>H. Kaur, G. Krylov, S. Alireza Damghani, K. Kent</i>	
Integrating Quick Resource Estimators in Hardware Construction Framework for Design Space Exploration	64
<i>B. Ferres, O. Muller, F. Rousseau</i>	

Keynote - Chair: Fabiano Hessel, PUCs

Keynote: Quantum-Secure Systems: Getting Ready for the Next Generation of Secure Systems	N/A
<i>Dr. Johanna Sepúlveda, Airbus Defence and Space, Germany</i>	