

47th International Symposium for Testing and Failure Analysis (ISTFA 2021)

Phoenix, Arizona, USA
31 October – 4 November

Volume 1 of 2

ISBN: 978-1-7138-5537-8

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2021) by ASM International
All rights reserved.

Printed with permission by Curran Associates, Inc. (2022)

For permission requests, please contact ASM International
at the address below.

ASM International
9639 Kinsman Road
Materials Park, Ohio 44073-0002
USA

Phone: +1 440.338.5151

memberservicecenter@asminternational.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2633
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

VOLUME 1

PAPERS

Report Classification for Semiconductor Failure Analysis	1
<i>Frederik Platter, Anna Safont-Andreu, Christian Burmer, Konstantin Schekotihin</i>	
Analysis of Time-Resolved Thermal Responses in Lock-In Thermography by Independent Component Analysis (ICA) for a 3D-Spatial Separation of Weak Thermal Sources and Defects	6
<i>Michael Kogel, Sebastian Brand, Christian Große, Frank Altmann, Kristof J. P. Jacobs, Ingrid De Wolf</i>	
Logo Classification and Data Augmentation Techniques for PCB Assurance and Counterfeit Detection	12
<i>Mukhil Azhagan Mallaiyan Sathiaselvan, Olivia P. Paradis, Rajat Rai, Suryaprakash Vasudev Pandurangi, Manoj Yasaswi Vutukuru, Shayan Taheri, Navid Asadizanjani</i>	
Machine Learning-Based Optimization Technique for High-Capacity V-NAND Flash Memory	20
<i>Jisuk Kim, Earl Kim, Daehyeon Lee, Taeheon Lee, Daesik Ham, Miju Yang, Wanha Hwang, Jaeyoung Kim, Sangyong Yoon, Youngwook Jeong, Eunkyong Kim, Ki-Whan Song, Jai Hyuk Song, Myungsuk Kim, Woo Young Choi</i>	
Using Ontologies in Failure Analysis.....	23
<i>Anna Safont-Andreu, Christian Burmer, Konstantin Schekotihin</i>	
Locate Faulty Components by IR Based Direct Current Injection Method with Analog Signature Analysis.....	29
<i>Zhifeng Zhu, Paul Leone</i>	
Failure Analysis Challenges of Phase Change Memory Test Structures with Two Case Studies	34
<i>J. Demarest, N. Arnold, K. Brew, V. Chan, A. Cote, T. Gordon, M. Iwatake, G. Lian, J. Li, I. Ok, S. McDermott, I. Saraf, N. Saulnier, L. Tierney, A. Varghese</i>	
The Effect of Wafer Edge Cu Contamination on FinFET Devices	40
<i>Yong Guo, Jason Jones, Yanan Guo, Jeff Hurst, Jinyoung Lee, Stuart Son</i>	
Semiconductor Failure Analysis in Automotive Industry at BMW: from X-ray Microscopy to ToF-SIMS Measurements on a STEM Lamella	44
<i>D. Braun, S. Diez, J. Kopitzke</i>	
Large-Scale CT Inspection of Feed-Through EMI Filters for Space Application.....	49
<i>John Bescup</i>	
High Aspect Ratio, Vertical Bipolar Junction Transistor NPN Device Fault Isolation & Analysis Techniques.....	53
<i>Kevin Distelhurst, Dan Bader</i>	
Scanning Acoustic Microscopy Package Fingerprint Extraction for Integrate Circuit Hardware Assurance	59
<i>Daniel Johnson, Po-Wei Hsu, Chengjie Xi, Navid Asadizanjani</i>	

EC-SEG: Electronic Component Segmentation for PCB Assurance and Counterfeit Avoidance.....	65
<i>Mukhil Azhagan Mallaiyan Sathiaseelan, Sudarshan Agrawal, Manoj Yaraswi Vutukuru, Navid Asadizanjani</i>	
Failure Localization Techniques for 7nm & 16nm Process Nodes in Monolithic & 2.5D SSIT Package Technology Using OBIRCH, LVP and Advance Die Thinning Method	73
<i>Daniel Nuez, Phoumra Tan, Daisy Lu, Benhai Zhang, Joshua Miller, Mark Lynaugh, Tom Harper, Michael Dibattista, Scott Silverman</i>	
SRAM Bitcell Defect Identification Methodology Using Electrical Failure Analysis.....	80
<i>Hyungtae Kim, Geonho Kim, Yunrong Li, Jinyong Jeong, Youngdae Kim</i>	
Pushing Failure Mode Stimulus to Overcome the Limitation/Boundaries of Soft Defect Localization Tools.....	84
<i>Allan Norico, Rommel Estores</i>	
Vector Magnetic Current Imaging of an 8 nm Process Node Chip and 3D Current Distributions Using the Quantum Diamond Microscope	96
<i>Sean M. Oliver, Dmitro J. Martynowych, Matthew J. Turner, David A. Hopper, Ronald L. Walsworth, Edlyn V. Levine</i>	
Heterogeneous Industry Collaboration and System CAD Navigation for Advanced Package Failure Analysis.....	108
<i>Arpan Bhattacharjee, Anand Shankar, Arshdeep Singh, Mehak Singla</i>	
Photon Emission Microscopy of HfO ₂ ReRAM Cells.....	115
<i>Franco Stellari, Ernest Y. Wu, Takashi Ando, Martin M. Frank, Peilin Song</i>	
Back Side Illumination Image Sensor Characterization by Backside Circuit Editing.....	122
<i>Jian Yu, Jin Xu, Niel Sanico</i>	
Automated TEM Workflow for Inline Defect Characterization.....	126
<i>Hyun Woo Shim, Taehun Lee, Jonghan Kwon</i>	
Thickness Control and Targeting in Large Scale Automated XTEM Lamella Preparation	130
<i>Vikas Dixit, Bryan Gauntt, Taehun Lee</i>	
Accurate Sub-micron Device Delayering of Plan View TEM Specimens By Ar Ion Milling	135
<i>C. S. Bonifacio, P. Nowakowski, R. Li, M. L. Ray, P. E. Fischione</i>	
Plasma Etching Pre-treatment for a TEM Lamella Preparation of 3D NAND with High Aspect Ratio	141
<i>Yu-Chih Chen, Bing-Chang Li, Pei-Ling Hsu, Tsung-Yi Lin, I-An Chen, Chun-Hung Lin, Hsin-Cheng Hsu, Chin-Chih Yeh, Nan-Tzu Lian, Ta-Hone Yang, Kuang-Chao Chen</i>	
Nanomilling and STEM Imaging of Sub-50 nm InP HEMT.....	146
<i>Besmeh F. Raya</i>	
Plasma FIB Delayering and Nanoprobing with EBIRCH for Localizing Metal Shorts in DRAM	150
<i>Euiseok Kim, Jaeyun Lee, Jihyun Lee</i>	
Quantitative Study of Photoelectric Laser Stimulation for Logic State Imaging in Embedded SRAM.....	154
<i>S. Chef, C. T. Chua, J. Y. Tay, C. L Gan</i>	

The Role of Cloud Computing in a Modern Reverse Engineering Workflow at the 5nm Node and Beyond	163
<i>Chris Pawlowicz, Bruno Trindade, Michael Green</i>	
"PCB Netlist Obfuscation with Micro Electro Mechanical Systems and Additive Manufacturing Techniques.....	172
<i>John True, Chengjie Xi, Aslam Khan, Josh Hihath, Navid Asadizanjani</i>	
Proof of Reverse Engineering Barrier: SEM Image Analysis on Covert Gates	179
<i>Tasnuva Farheen, Ulbert Botero, Nitin Varshney, Damon L. Woodard, Mark Tehranipoor, Domenic Forte, Haoting Shen</i>	
In-Situ Electrical Biasing of Electrically Connected TEM Lamellae with Embedded Nanodevices	190
<i>Maria Brodovoi, Kilian Gruel, Lucas Chapuis, Aurelien Masseboeuf, Cecile Marcelot, Martin Hÿtch, Frederic Lorut, Christophe Gatel</i>	
Submicron Non-contact Simultaneous Infrared and Raman Spectroscopy for Challenging Failure Analysis.....	196
<i>Michael K. F. Lo, Jay Anderson, Eoghan P. Dillon, Mustafa Kansiz, Curtis A. Marcott</i>	
Early Fault-Analysis Using In-Line Raman Spectroscopy Metrology	203
<i>D. Fishmana, L. Neemana, N. Meira, Y. Orena, G. Baraka, A. Avidana, J. Ofeka</i>	
Low Angle Annular Dark Field Scanning Transmission Electron Microscopy Analysis of Phase Change Material	206
<i>J. Li, K. Brew, K. Cheng, V. Chan, N. Arnold, A. Gasasira, R. Pujari, J. Demarest, M. Iwatake, L. Tierney, O. Ogundipe, K. Toole, N. Li</i>	
Application and Optimization of Automated ECCI Mapping to the Analysis of Lowly Defective Epitaxial Films on Blanket or Patterned Wafers	211
<i>Han Han, Thomas Hantschel, Pieter Lagrain, Clement Porret, Roger Loo, Marina Baryshnikova, Bernardette Kunert, Libor Strakos, Tomas Vystavel</i>	
Recent Developments for the Characterization of Crystals and Defects at the Nanoscale using On-Axis TKD in SEM.....	217
<i>Daniel Goran, Thomas Schwager, Alice Bastos Dasilva Fanta</i>	
Resolution of Customer Return Non-Volatile Memory Data Retention Bit Failures through Bit Map Verification and Bit Cell Characterization by Nanoprobe Analysis.....	224
<i>Randal Mulder</i>	
Resistive Open Defect Isolation in Nano-Probing.....	241
<i>Yunfei Wang, Hyuk Ju Ryu, Tom Tong</i>	
Backside EBIRCH Defect Localization for Advanced Flip-Chip Failure Analysis	248
<i>Chuan Zhang, Jane Y. Li, John Aguada, Howard Marks</i>	
EBIRCH Localization for Low-Current Soft Fails.....	253
<i>Gregory M. Johnson, Andreas Rummel</i>	
Pulsing Test for Defect of Resistive Word Line in DRAM Main Cell using WGFMU (Waveform Generator Fast Measurement Unit)	258
<i>Jaeyun Lee, Euseok Kim, Junyeal Lim, Seokhoon Oh, Youngha Park</i>	
Quantile Based Statistical Failure Analysis for Wafer Level Test Comparison.....	263
<i>Jeongwon Bae, Minjoo Kim, Jongbum Lee, Myunghoon Oak, Choongsun Park, Sunghun Park, Sungsoo Yim, Heeil Hong, Jooyoung Lee</i>	

Chip Recombination Method in Planar Deprocessing—A Solution for Failure Analysis on Chip Edge Defects.....	269
<i>Kah Chin Cheong, Gabriel Pragay, Wiwy Wudjud, Rafael Lainez</i>	
A New Delayering Application Workflow in Advanced 5nm Technology Device with Xenon Plasma Focus Ion Beam Microscopy	274
<i>Ha Young Choi, Seo Jin Kimm, Christopher H. Kang, Chun Cheng Tsao</i>	
Fast and Effective Sample Preparation Technique for Backside Fault Isolation on GaN Packaged Devices	279
<i>Tony Colpaert, Stefaan Verleye</i>	
Pairing Laser Ablation and Xe Plasma FIB-SEM: An Approach for Precise End-Pointing in Large-Scale Physical Failure Analysis in the Semiconductor Industry.....	283
<i>Rodrigo Delgadillo Blando, Lukas Hladík, Jozef Vincenc Obooa, Tomas Boruvka, Martin Buran, Michael Krause, Boris Arnold Rottwinkel, Scott Fuller</i>	
Accelerate Your 3D X-ray Failure Analysis by Deep Learning High Resolution Reconstruction.....	291
<i>Allen Gu, Andriy Andreyev, Masako Terada, Bernice Zee, Syahirah Mohammad-Zulkifli, Yanjing Yang</i>	
Failure Case Studies of GaAs-Based Oxide-Confined VCSELs.....	296
<i>Kuang-Tse Ho, Cheng-Che Li</i>	
SCM Application and Failure Analysis Procedure for Ion-Implantation Issues in Power Devices.....	301
<i>Kuang-Tse Ho, Cheng-Che Li</i>	
Electrical Screening Method of VNAND Flash Channel Hole Bending Defects.....	306
<i>Dooyeun Jung, Youngha Choi, Jae In Lee, Bu-Il Nam, Ki-Young Dong, Bohchang Kim, Eunkyong Kim, Ki-Whan Song, Jai Hyuk Song, Myungsuk Kim, Woo Young Choi</i>	
Creative Approaches for Thermal Hot Spot Identification on Analog IC	309
<i>Chun Haur Khoo, Zhi Jie Lau</i>	
Automated Metrology on the Verticality of Cross-Sectioned Channel Hole at V-NAND with Over 200 Layers by Transmission Electron Microscope.....	313
<i>Dong-Yeob Kim, Jong-Ick Son, Christopher H Kang</i>	
SRAM Bitcell Defect Identification Methodology Using Electrical Failure Analysis Data	316
<i>Hyungtae Kim, Geonho Kim, Yunrong Li, Jinyong Jeong, Youngdae Kim</i>	
Advanced Soft Defect Screen Methodology for Nano-Scale SRAM Yield Improvement.....	320
<i>Pangyum Kim, Hyungtae Kim, Youngdae Kim</i>	
FA Approach on MIM (Metal-Insulator-Metal) Capacitor Failures.....	324
<i>Kuang Shien Lee, Lai Khei Kuan</i>	
Universal Application of Load Board (L/B) and Socket with Direct Current Tester (DCT) for Various Packages	330
<i>Yi-Sheng Lin, Yu-Hsiang Hsiao, Pei-Yu Tseng, Yu-Jen Chang, Cheng-Hsin Liu, Yu-Ting Lin</i>	
Commonality Analysis for Multiple Chain Integrity Failures	334
<i>Angelo Antonio Merassi, Matteo Medda</i>	

Enabling Automated Sample Delaying, Imaging, and Probing Prep with an Adaptive Endpointing Workflow	337
<i>Sean Morgan-Jones, Pete Carleson, Mark Najarian, Gavin Mitchson, Noel Franco, Sophia Weeks, Suri Mandala</i>	
Workflow Solution for Positional Characterization of 3D NAND Channel Tilt/Shift	342
<i>Mark Najarian</i>	
Automated Cell Layer Counting and Marking at Target Layer of 3D NAND TEM Samples by Focused Ion Beam	347
<i>Jisu Ryu, Seojin Kim, Christopher H. Kang, Jaeheum Baek</i>	
P-N Junction Analysis using Electron Beam Induced Current (EBIC) Technique	352
<i>Lori L. Sarnecki, Regina Kuan</i>	
Non-Visual Defect Identification by Dopant Analysis Method in FinFET Devices	359
<i>Seungjun Son, Christopher Penley, Jeffrey Hurst, Chris Michon, Yong Guo, Rafael Lainez, Jason Reifsnider</i>	
Practical methodologies in Restoring Initial Failure Mode and Backside Focused Ion Beam Cross-Section for Defect Visualization.....	362
<i>Alvina Jean Tampos, Karl Villareal</i>	
Electro-Optical Probing for Capturing Fast-to-Rise Scan Chain Failures	366
<i>Karl Villareal, Rommel Estores, Peter Baert</i>	
"Demystifying Unexpected Silicon Responses through User-Defined Fault Models (UDFM) and Failure Analysis.....	369
<i>Subhadip Kundu, Gaurav Bhargava, Lesly Endrinal, Lavakumar Ranganathan</i>	
Maximizing ATPG Diagnosis Resolution on Unique Single Failing Devices	377
<i>Andrew Sabate, Rommel Estores</i>	
Improving Diagnosis Resolution with Population Level Statistical Diagnosis	388
<i>Kun Young Chung, Shaun Nicholson, Soumya Mittal, Martin Parley, Gaurav Veda, Manish Sharma, Matt Knowles, Wu-Tung Cheng</i>	
Genetic Algorithm-Based Digital Test Optimization Method.....	394
<i>Y. H. Chan, S. H. Goh</i>	
Defect Inspection Wafer Notch Orientation and Defect Detection Dependency.....	403
<i>Lindarti Purwaningsih, Philipp Konsulke, Markus Tonhaeuser, Helena Jantoljak</i>	
Wafer Pattern Recognition for Detecting Process Abnormalities in NAND Flash Memory Manufacturing	406
<i>Jeongin Choe, Taehyeon Kim, Saetbyeol Yoon, Sangyong Yoon, Ki-Whan Song, Jai Hyuk Song, Myungsuk Kim, Woo Young Choi</i>	
Large Area Semiconductor Device Delaying for Failure Identification and Analyses.....	410
<i>Pawel Nowakowski, Cecile Bonifacio, Mary Ray, Paul Fischione</i>	
Selective Dry Etch Removal of Si and SiOxNy for Advanced Electron Beam Probing Applications	414
<i>Mary Edmonds, Thaddeus Cox, John Markulin, Martin Von Haartman</i>	

Dielectric Film Thickness Measurement Via a Convolutional Neural Network for Integrated Circuit Delayering End Point Detection	418
<i>Jonathan Scholl, Nick Darby, Josh Baur, Yash Patel, Isabel Boona, Kurtis Wickey, Jeremiah Schley</i>	
Impacts of Substrate Thinning on FPGA Performance and Reliability	423
<i>Darin Leonhardt, Thomas Beechem, Matthew Cannon, Nathaniel Dodds, Matthew Fellows, Thomas Grzybowski, Gad Haase, Thomas Leboeuf, David Lee, William Rice</i>	
A Novel Sample Preparation Method for Frontside Inspection of GaN Devices After Backside Analysis	430
<i>Tony Colpaert, Stefaan Verleye</i>	
Advances in Scanning Microwave Impedance Microscopy	436
<i>Ravi Chandra Chintala, Nicholas Antoniou, Yongliang Yang</i>	
Simultaneous Interface Defect Density and Differential Capacitance Imaging by Time-Resolved Scanning Nonlinear Dielectric Microscopy	441
<i>Kohei Yamasue, Yasuo Cho</i>	
Fault Isolation Approaches for Nanoscale TSV Interconnects in 3D Heterogenous Integration	446
<i>K. J. P. Jacobs, A. Jourdain, I. De Wolf, E. Beyne</i>	
Quantitative Evaluation of Bonded Silicon Wafer by Scanning Acoustic Tomography	454
<i>Koutaro Kikukawa, Natsuki Sugaya, Shigeru Ohno, Yoshihiro Tomita</i>	

TUTORIAL PRESENTATIONS

The Fundamentals of Nanoprobe Analysis.....	458
<i>Randal E. Mulder</i>	

VOLUME 2

Machine Learning Based Data and Signal Analysis Methods for the Application in Failure Analysis	519
<i>Michael Kogel</i>	
Yield Basics for Failure Analysis	539
<i>David Albert</i>	
Photonic Localization Techniques.....	573
<i>Christian Boit</i>	
LADA and SDL: Powerful Techniques for Marginal Failures.....	621
<i>Dan Bodoh</i>	
Technique Selection for Front End of Line Defect Localization in Bulk Semiconductor Failure Analysis	670
<i>Gregory Johnson</i>	
Flip-Chip and Backside Techniques.....	737
<i>Edward I. Cole</i>	
Focused Ion Beam for Chip Circuit Edit and Fault Isolation	766
<i>Steven B. Herschbein</i>	

Failure Analysis Techniques for 3D Technology 822
Ingrid De Wolf

STEM-in-SEM: From Basic Imaging to Rigorous Quantitative Analysis..... 876
Jason Holm

Basics and Current Aspects of Scanning Electron Microscopy..... 904
Heiko Stegmann

Failure Analysis Challenges for Chip Scale Packages 947
Susan X. Li

Failure Analysis for Hardware Security 994
Navid Asadi

Charged Particle Systems: Fundamentals and Opportunities 1011
Edward Principe

Author Index