

2022 IEEE Silicon Nanoelectronics Workshop (SNW 2022)

**Honolulu, Hawaii, USA
11-12 June 2022**



IEEE Catalog Number: CFP22SNW-POD
ISBN: 978-1-6654-5980-8

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***** *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22SNW-POD
ISBN (Print-On-Demand):	978-1-6654-5980-8
ISBN (Online):	978-1-6654-5979-2
ISSN:	2161-4636

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Silicon Quantum Dots with Large Stokes Shift and Long Photoluminescence Lifetime for Energy and Biomedical Applications.....	1
<i>Chang-Ching Tu, Shanshan Han, Guo Chen, Wenzhao Yang, Hao-Chung Kuo</i>	
Hysteresis-Free Behavior and Improved Performance of Negative Capacitance Optimized Bulk MOSFET	3
<i>Harshit Kansal, Aditya Sankar Medury</i>	
Compact CiM Co-Optimized by Heterogeneous Multi-Level ReRAM & Random Weight SNN for Event-Based Vision Sensor of Edge AI.....	5
<i>Shunsuke Koshino, Naoko Misawa, Chihiro Matsui, Ken Takeuchi</i>	
Linear and Symmetric Weight Update of CuO _x /HfO _x /WO _x ECRAM Synapse for Neuromorphic Systems.....	7
<i>Heebum Kang, Hyun Wook Kim, Eunryeong Hong, Nayeon Kim, Jiyong Woo</i>	
Accurate and Stable SNN Inference Management System with Pulse Synchronization and Transfer Control Modules.....	9
<i>Seunghwan Song, Bosung Jeon, Taejin Jang, Donghyun Ryu, Byung-Gook Park</i>	
Optimal Read Voltages of Retention-After-Cycling in Triple-Level-Cell (TLC) 3D NAND Flash Memory and Its High-Precision Modeling Method.....	11
<i>Hongzhe Lin, Yifan Guo, Yifang Xi, Yachen Kong, Xuepeng Zhan, Jiezhi Chen</i>	
Coulomb Blockade Oscillations Oberved in Micrometer-Sized Single-Electron Device of Metal Nanodot Array	13
<i>Takayuki Gyakushi, Ikuma Amano, Atsushi Tsurumaki-Fukuchi, Masashi Arita, Yasuo Takahashi</i>	
Study of Analog Weights Based Computing-In-Memory (CIM) using a Highly-Reliable and Small-Noise Vertical-Channel Gate-All-Around Split-Gate Floating Gate nor Flash for Vector Matrix Multiplication (VMM) Accelerator	15
<i>Hang-Ting Lue, Chung-Hao Fu, Tzu-Hsuan Hsu, Ming-Liang Wei, Teng-Hao Yeh, Keh-Chung Wang, Chih-Yuan Lu</i>	
Computation-In-Memory with Hybrid Integration of Non-Volatile Memory & SRAM for Reservoir Computing.....	17
<i>Shunsuke Koshino, Chihiro Matsui, Ken Takeuchi</i>	
V _{DD} Scalability of Complementary Ternary Stack Channel Transistor.....	19
<i>Kiyung Kim, So-Young Kim, Yongsu Lee, Hae-Won Lee, Heejin Kwon, Ho-In Lee, Byoung Hun Lee</i>	
Forming, Compliance Free Operation in Al ₂ O ₃ /TiO _x Based RRAM Array using Naturally Generated AlO _x Interlayer	21
<i>Sungjoon Kim, Tae-Hyeon Kim, Kyungho Hong, Hyungjin Kim, Byung-Gook Park</i>	
A 4F ² Vertical Gate-All-Around Nanowire Compute-In-Memory Device Integrated in (1T1R) Cross-Point Arrays on Silicon	23
<i>Mamidala Saketh Ram, Karl-Magnus Persson, Lars-Erik Wernersson</i>	

Investigation of Poly-Si TFT Based U-Shaped Channel Synaptic Device	25
<i>Donghyun Ryu, Yeonwoo Kim, Taejin Jang, Seunghwan Song, Bosung Jeon, Byung-Gook Park</i>	
Integrated Synaptic Phototransistors Mimicking Neural Population Coding	27
<i>Yue Wang, Mingxuan Bu, Hengzhe Lu, Yi Zheng, Deren Yang, Xiaodong Pi</i>	
Suppressing Interfacial Layer Degradation in $Hf_{0.5}Zr_{0.5}O_2$ -Based FeFETs using a Pre-Erase Strategy During Program/Erase Cycling	29
<i>Guoqing Zhao, Wei Wei, Lu Tai, Mingfeng Tang, Xiaopeng Li, Hao Xu, Junshuai Chai, Xiaolei Wang, Jixuan Wu, Xuepeng Zhan, Jiezhi Chen</i>	
Design of Single-Electron Reservoir Computing Circuit and Evaluation of Its Learning Function	31
<i>Shunya Watanabe, Takahide Oya</i>	
Importance of Stochastic Components for Ising Hamiltonian-Based Invertible Logic	33
<i>L. Hutin, P. Talatchian, P. Ilha Vaz, A. Sidi El Valli, A. Bazzi, N.-T. Phan, F. Andrieu</i>	
Investigation of Memory Non-Ideality Impacts on Non-Volatile Memory Based Computation-In-Memory AI Inference by Comprehensive Simulation Platform.....	35
<i>Kazuhide Higuchi, Chihiro Matsui, Ken Takeuchi</i>	
RF Reflectometry of NEMS Motional Capacitance with Micromanipulator Probe.....	37
<i>Rene Celis-Cordova, Ethan M. Williams, Gabriel J. Quintero Cayaspo, Jacob J. Gose, Abigail F. Brown, Jonathan D. Chisum, Alexei O. Orlov, Gregory L. Snider</i>	
Investigation of Coupling Effect on Capacitor-Based Neural Network	39
<i>Junsu Yu, Sungmin Hwang, Hyungjin Kim, Byung-Gook Park</i>	
Analog-Digital Hybrid Neuron with Up/Down Counter for Neuromorphic System.....	41
<i>Yeonwoo Kim, Bosung Jeon, Kyungchul Park, Byung-Gook Park</i>	
Low-Frequency Noise Characteristics of BEOL-Compatible IWO Transistor	43
<i>Yuan-Chun Luo, Huacheng Ye, Wriddhi Chakraborty, Jae Hur, Prasanna Venkatesan Ravindran, Asif Islam Khan, Suman Datta, Shimeng Yu</i>	
Wafer Scale Integration of MX_2 Based NMOS Only Ring Oscillators on 300 mm Wafers	45
<i>Tom Schram, Hikmet Celiker, Quentin Smets, Inge Asselbergs, G. S. Kar, Kris Myny</i>	
Multi-Synaptic Conductance Control using Conductive Polymer Wiring	47
<i>Naruki Hagiwara, Tetusya Asai, Megumi Akai-Kasaya</i>	
Inelastic Cotunneling in the Coulomb-Blockade Transport in Donor-Atom Transistors	49
<i>Pooja Yadav, Soumya Chakraborty, Daniel Moraru, Arup Samanta</i>	
A Novel Design of Overpass Channel Synapse Array for Neuromorphic System.....	51
<i>Taejin Jang, Jeon Bosung, Kyungchul Park, Seunghwan Song, Byung-Gook Park</i>	
Deposition and Characterization of Low-Density Carbon Nanotube Networks on CMOS-Compatible Platform	53
<i>Rohitkumar S. Singh, K. Takagi, T. Aoki, J. Moon, Y. Neo, F. Iwata, H. Mimura, D. Moraru</i>	
Investigation of Interlayer Surface Roughness Induced Variation in Scaled 2D Ferroelectric-FET Nonvolatile Memories.....	55
<i>Lung-En Chang, You-Sheng Liu, Pin Su</i>	

Impact of Double HZO on Ferroelectric FinFET and 1T Memory Application.....	57
<i>Yun-Fang Chung, Shu-Tong Chang</i>	
Simulation and Investigation of 2D FeFET Synapse with Identical Pulse Scheme for Neuromorphic Applications.....	59
<i>Yu-Jen Hsu, Yi-Chin Luo, Yu-Chen Chen, Che-Lun Fan, Pin Su</i>	
Machine Learning Assisted Nanoscale Device Modeling for Nanosheet FETs with Process Variations	61
<i>Yaoyang Lyu, Wangyong Chen, Mingyue Zheng, Binyu Yin, Jinning Li, Linlin Cai</i>	
Effect of Bit Line Voltage Stress on Half-Selected Device in 1T1R Array	63
<i>Jinru Lai, Dalian Dong, Xu Zheng, Jie Yu, Wenxuan Sun, Xiaoxin Xu</i>	
Comparative Analysis of Vertically Stacked Nanosheet FET Based SONOS Memory.....	65
<i>Md. Hasan Raza Ansari, Nazeek El-Atab</i>	
A Built-In Spice Time-Domain Variation Model of the BTI-Induced Random Trap Fluctuation (RTF) in 14 nm FinFETs	67
<i>L. C. Lin, Z. Y. Wang, M. Y. Lee, J. K. Chang, E. R. Hsieh, J. C. Guo, Steve S. Chung</i>	
A Vertical Channel Ferroelectric/Anti-Ferroelectric FET with ALD InOx and Field-Induced Polar-Axis Alignment for 3D High-Density Memory.....	69
<i>Zhuo Li, Jixuan Wu, Xiaoran Mei, Xingyu Huang, Takuya Saraya, Toshiro Hiramoto, Takanori Takahashi, Mutsunori Uenuma, Yukiharu Uraoka, Masaharu Kobayashi</i>	
Dynamic Single-Electron Transistor Model with Capacitance Analysis Capability	71
<i>Alka Singh, Tomoki Nishimura, Hiroaki Satoh, Hiroshi Inokawa</i>	
Fully CMOS Integrated Programmable Charge-To-Digital Readout Operating at Cryogenic Temperature for Semiconductor Qubits	73
<i>Michele Castriotta, Giovanni Guiducci, Enrico Prati, Giorgio Ferrari</i>	
Realization of Dendritic Characteristics Based on Metal Oxide Resistive Switching Memory	75
<i>Yading Yi, Xiangxiang Ding, Shiyue Song, Yuling Feng, Lifeng Liu</i>	
Mechanism of HfO ₂ -FeFET Memory Operation Revealed by Quantitative Analysis of Spontaneous Polarization and Trap Charge	77
<i>Reika Ichihara, Yusuke Higashi, Kunifumi Suzuki, Haruka Kusai, Yoko Yoshimura, Takamasa Hamai, Yuta Kamiya, Kota Takahashi, Kazuhiro Matsuo, Yasushi Nakasaki, Hidenori Miyagawa, Masamichi Suzuki, Kiwamu Sakuma, Yuuichi Kamimuta, Masumi Saitoh</i>	
Dual-Mode GaN MOS-HEMT of Cascode Configuration with Si Ferroelectric Hf _{1-x} Zr _x O ₂ FET	79
<i>C.-Y. Liao, K.-Y. Hsiang, Z.-F. Lou, C.-Y. Lin, W.-C. Ray, F.-S. Chang, C.-C. Wang, Z.-X. Li, H.-C. Tseng, J.-Y. Lee, P.-H. Chen, J.-H. Tsai, P.-G. Chen, M. H. Lee</i>	
Evaluation of Single-Electron Tunneling Operation in High-Concentration Codoped Si Nano-Transistors	81
<i>T. Kaneko, T. T. Jupalli, D. Moraru</i>	
Extremely-Thin Channel FET Technology for Advanced Logic CMOS	83
<i>Shinichi Takagi, Kei Sumita, Chia Tsong Chen, Xueyang Han, Kasidit Toprasertpong, Mitsuru Takenaka</i>	
Silicon-Based Quantum Computing: Scaling Strategies	85
<i>M. Fernando Gonzalez-Zalba</i>	

Hafnium-Based FeRAM for Next-Generation High-Speed and High-Density Embedded Memory.....	87
<i>Sou-Chi Chang, Uygar E Avci</i>	
Nano-SOI Photodetectors for High Sensitivity and Unique Functionality.....	89
<i>Hiroshi Inokawa, Hiroaki Satoh, Anitharaj Nagarajan, Revathi Manivannan, Durgadevi Elamaran</i>	
Perspective of ferroelectric-HfO ₂ Materials for Electron Device Applications	91
<i>Shinji Migita</i>	

Author Index