2022 ACM/IEEE 4th Workshop on Machine Learning for CAD (MLCAD 2022)

Snowbird, Utah, USA 12 – 13 September 2022



IEEE Catalog Number: CFP22V28-POD ISBN: 978-1-6654-9730-5

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP22V28-POD

 ISBN (Print-On-Demand):
 978-1-6654-9730-5

 ISBN (Online):
 978-1-6654-9729-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

2022 ACM/IEEE Workshop on Machine Learning for CAD Organizationvii			
Se	Session 1: Physical Design and Optimization with ML		
•	Placement Optimization via PPA-Directed Graph Clustering	1	
•	From Global Route to Detailed Route: ML for Fast and Accurate Wire Parasitics and Timing Prediction	7	
•	Faster FPGA Routing by Forecasting and Pre-Loading Congestion Information	15	
Se	ession 2: Machine Learning for Analog Design		
•	Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards Yannick Uhlmann (Reutlingen University), Michael Essich (Reutlingen University), Lennart Bramlage (Reutlingen University), Jürgen Scheible (Reutlingen University), Cristóbal Curio (Reutlingen University)	21	
•	LinEasyBO: Scalable Bayesian Optimization Approach for Analog Circuit Synthesis via One-Dimensional Subspaces	27	
•	RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL	35	
•	Automatic Analog Schematic Diagram Generation based on Building Block Classification and Reinforcement Learning	43	
P	lenary I		
•	The Changing Landscape of Al-driven System Optimization for Complex Combinatorial Optimization	49	
lr	ivited Session I		
•	Al Chips Built by Al – Promise or Reality? An Industry Perspective	51	
•	ML for Analog Design: Good Progress, but More to Do	53	

50	ession 3: Circuit Evaluation and Simulation with ML
•	SpeedER: A Supervised Encoder-Decoder Driven Engine for Effective Resistance Estimation of Power Delivery Networks
•	XT-PRAGGMA: Crosstalk Pessimism Reduction Achieved with GPU Gate-level Simulations and Machine Learning
•	Fast Prediction of Dynamic IR-Drop Using Recurrent U-Net Architecture
Se	ession 4: DRC, Test and Hotspot Detection using ML Methods
•	Efficient Design Rule Checking Script Generation via Key Information Extraction
•	Scan Chain Clustering and Optimization with Constrained Clustering and Reinforcement Learning
•	Autoencoder-Based Data Sampling for Machine Learning-Based Lithography Hotspot Detection
Se	ession 5: Power and Thermal Evaluation with ML
•	Driving Early Physical Synthesis Exploration through End-of-Flow Total Power Prediction
•	Towards Neural Hardware Search: Power Estimation of CNNs for GPGPUs with Dynamic Frequency Scaling
•	A Thermal Machine Learning Solver For Chip Simulation
Se	ession 6: Performance Prediction with ML Models and Algorithms
•	Physically Accurate Learning-based Performance Prediction of Hardware-accelerated ML Algorithms

Graph Representation Learning for Gate Arrival Time Prediction	127
Pratik Shrestha (<i>Drexel University</i>), Saran Phatharodom (<i>Drexel University</i>), Ioannis Savidis (<i>Drexel University</i>)	
A Tale of EDA's Long Tail: Long-Tailed Distribution Learning for Electronic Design Automation	135
Zixuan Jiang (The University of Texas at Austin), Mingjie Liu (The University of Texas at Austin), Zizheng Guo (Peking University), Shuhan Zhang (The University of Texas at Austin), Yibo Lin (Peking University), David Pan (The University of Texas at Austin)	
Plenary II	
• Industrial Experience with Open-Source EDA Tools	143
Session 7: ML Models for Analog Design and Optimization	
• Invertible Neural Networks for Design of Broadband Active Mixers	145
High Dimensional Optimization for Electronic Design Yuejiang Wen (North Carolina State University), Jacob Dean (North Carolina State University), Brian A. Floyd (North Carolina State University), Paul D. Franzon (North Carolina State University)	153
Transfer of Performance Models Across Analog Circuit Topologies with Graph Neural Networks Zhengfeng Wu (Drexel University), Ioannis Savidis (Drexel University)	159
• RxGAN: Modeling High-Speed Receiver through Generative Adversarial Networks	167
Author Index	173