

2022 International EOS/ESD Symposium on Design and System (IEDS 2022)

**Chengdu, China
9-11 November 2022**



**IEEE Catalog Number: CFP22X16-POD
ISBN: 978-1-6654-6981-4**

**Copyright © 2022, EOS/ESD Association, Inc.
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22X16-POD
ISBN (Print-On-Demand):	978-1-6654-6981-4
ISBN (Online):	978-1-58537-338-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A1: Advanced CMOS, ESD Modeling and Simulation

A1.2 A Behavioral Model for ESD Self-Protection RF Switches in the SOI CMOS Technology.....1

Jian Liu, Nathaniel Peachey, Qorvo Inc.

A1.3 Modeling and Reliability Considerations of Over-Driving Active ESD Protection Clamp.....9

Efraim Aharoni, Tower Semiconductor, Kinneret Academic College; Avi Parvin, Yosef Raskin, Victor Kairys, Tower Semiconductor

A1.4 Compact Model for Reverse TLP I-V Characteristics of ESD diodes.....19

Sourabh Khandelwal, Danial Bavi, Macquarie University

A2: Advanced CMOS, ESD Modeling and Simulation

A2.1 ESD Protection Design for Fan-Out Panel-Level Packaging.....23

Chun-Yu Lin, Chia-You Hsieh, Zih-Jyun Dai, Yu-Hsuan Lai, National Taiwan Normal University

A2.2 An Improved Area-Efficient Transient ESD Power Clamp.....28

Qi-an Xu, Zhan Xue, Zhongpeng Jiang, Scott Song, Blacksmith Wu, Kanyu Cao, ChangXin Memory Technologies, Inc.

A2.3 Novel Ring Silicon-Controlled Rectifier for ESD Protection of Low-Voltage Circuits.....32

Fangjun Yu, Xinyu Zhu, Feifan Deng, Yipeng Chen, Shurong Dong, Zhejiang University

A2.4 MOSFET/TFET Mixed Power Clamp Circuit For ESD and Surge Protection.....36

Zhaonian Yang, Xiaohan Yang, Shaanxi Key Laboratory of Complex System Control and Intelligent Information Processing; Yaping Yue, Shandong Inspur Intelligence Research Institute Co., Ltd.; Shi Pu, Xi'an Xiangteng Microelectronics CO., LTD.

A2.5 Predicting the ESD Window of GGNMOS Using Neutral network.....40

Xinyu Zhu, Fangjun Yu, Feifan Deng, Yipeng Chen, Shurong Dong, Zhejiang University

A2.6 Design of a High-ESD-Robustness Multi-point LVDS Interface Using Current Mirror in 0.18- μm 3.3-V CMOS Process.....42

Lingli Qian, Mingyu Li, Shengdong Hu, Chongqing University; Xiaozong Huang, Chongqing Acoustic-optic-electronic Co. Ltd. Of CETC & 24 Institute

B1: ESD Protection in Bipolar, RF and High-voltage Applications

B1.2 Breakdown Voltage Shift Mechanism Analysis of Bidirectional ESD Protection Device After Total Ionizing Dose Test.....47

Lin Zhongyu, Zhong Daohong, Ma Zhen, The 58th Research Institute of China Electronics Technology Group Corporation

B1.3 Layout Geometry Impact on ESD Robustness of Multi-Finger Asymmetric DDSCR Devices.....52

Wenjie Guan, Xianguan University, China Hunan Engineering Laboratory for Microelectronics; Yang Wang, Xianguan University, China Hunan Engineering Laboratory for Microelectronics, SuperESD Microelectronics Technology CO., LTD.

B1.5 Design of Dual-Direction SCR with High Holding Voltage for High Voltage ESD Protection.....58

Yujie Liu, Xiangliang Jin, Hunan Normal University

B1.6 An Improved LDMOS-SCR Design for high-Voltage ESD.....62

Xingtao Bao, Xiangliang Jin, Hunan Normal University

B2: ESD Protection in Bipolar, RF and High-voltage Applications

B2.2 Novel Topological Layout for ESD protection for highspeed I/O applications.....66

Qinling Ma, Hailian Liang, Jiangnan University

B2.3 New LVTSCR with Low Parasitic Capacitance for RFICs ESD Protection.....70

Aoran Han, Yuxin Zhang, Tiantian Xie, Nanjin Li, Tao Wang, Zhiwei Liu, Xun Luo, University of Electronic Science and Technology of China; Feibo Du, Peking University Shenzhen Graduate School; Fei Hou, Chengdu University

B2.4 Study of RC-Diode ESD Protection Circuit for High Frequency Applications.....75

Chun-Yu Lin, Bo-Yan Li, Yi-Quan Fu, National Taiwan Normal University

B2.5 An Open Short De-Embedding Accuracy Correction Methodology for On-Chip High-Speed ESD and RF Component Characterizations.....79

Guangyi Lu, Wei Gao, Lihui Wang, Xin Gao, Mei Li, Hisilicon Technologies Co., LTD

B2.6 Implementation of Dual-Collector NPN BJT-Based ESD Protection Devices with Stable and High ESD Current.....83

Jongkyu Song, Jin Heo, Jangkyu Choi, Jiho Kim, Jaehyun Yoo, Jooyoung Song, ChanHee Jeon, Samsung Electronics

C1: System ESD, Failure Analysis and Case Studies

C1.2 Verification of CDM Issues in IC Designs.....87

Dan Yu, Zhuo Li, LI_SSU_WANG, Chipone Technology (Beijing) Co, Ltd.

C1.4 System Efficient ESD Design of IO ESD Protection.....91

Feifan Deng, Xinyu Zhu, Fangjun Yu, Yipeng Chen, Shurong Dong, Key Laboratory of Micro-nano Electronic Devices and Smart Systems of Zhejiang Province, Zhejiang University; Hongyu Shen, Huawei Technology Co., Ltd.

C1.5 ESD Verification of a 2.5D CoWoS Package Design.....94

Sen Cao, Sanechips Technology Co., Ltd.; Chenfei Wu, Guohua Zhou, Keqing Ouyang, State Key Laboratory of Mobile Network and Mobile Multimedia Technology, Sanechips Technology Co., Ltd.; Quan Yan, Siemens EDA

C2: System ESD, Failure Analysis and Case Studies

C2.2 Withdrawn

C2.3 Transmission Line Pulse Induced Breakdown of FinFETs.....98

Xin Yang, Zuoyuan Dong, Yunhan Qian, Zijian Zhang, Fang Liang, Chen Luo, Chaolun Wang, Xing Wu, East China Normal University; Yihong Qing, Zhiwei Liu, University of Electronic Science and Technology of China; Kuei-Shu Chang-Liao, National Tsing Hua University; Yongren Wu, Chihang Tsai, Chinaisti (shanghai) Testing Technology Co., Ltd

C2.4 Novel Staircase Wave ESD Testing Method for Accurate Latch-Up Evaluation.....102

Zhao Qi, University of Electronic Science and Technology of China, State Key Laboratory of Electronic Thin Films and Integrated Devices; Yonggang Shi, Fei Zhao, Bo Zhang, University of Electronic Science and Technology of China; Ming Qiao, University of Electronic Science and Technology of China, Institute of Electronic and Information Engineering of UESTC

C2.5 Failure Analysis of ESD-Induced MOSFET Gate Oxide Damages via Step-by-Step Approach.....106

Xia Luo, Jiexuan Xu, Xiaowei Xu, Zongbei Dai, Chao LI, Hongwei Luo, No.5 Electronics Research Institute of the Ministry of Industry and Information Technology

D1: ESD Manufacturing and Factory Control

D1.4 Continuous ESD Monitoring System for Manufacturing.....110

Kwanghoi Koo, Patrick Xu, Oscar Tang, Amazon