

2022 International Conference on Field-Programmable Technology (ICFPT 2022)

**Hong Kong
5-9 December 2022**



**IEEE Catalog Number: CFP22528-POD
ISBN: 978-1-6654-5337-0**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***** *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22528-POD
ISBN (Print-On-Demand):	978-1-6654-5337-0
ISBN (Online):	978-1-6654-5336-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Full Paper

Bandwidth-Efficient Homomorphic Encrypted Matrix Vector Multiplication Accelerator on FPGA	1
<i>Yang Yang, Sanmukh R. Kuppannagari, Rajgopal Kannan and Viktor Prasanna</i>	
Cloning the Unclonable: Physically Cloning an FPGA RO PUF	10
<i>Hayden Cook, Jonathan Thompson, Zephram Tripp, Brad Hutchings and Jeffrey Goeders</i>	
Hardware-Efficient FPGA-Based Approximate Multipliers for Error-Tolerant Computing .	20
<i>Yao Shangshang and Zhang Liang</i>	
Mixing Low-Precision Formats in Multiply-Accumulate Units for DNN Training	28
<i>Mariko Tatsumi, Silviu-Ioan Filip, Caroline White, Olivier Sentieys and Guy Lemieux</i>	
Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration	37
<i>Dongjoon Park, Yuanlong Xiao and Andre DeHon</i>	
CAPI-Precis: Towards a Compute-Centric Interface for Coherent Shared Memory Accelerators.....	47
<i>Abdullah Mughrabi and Greg Byrd</i>	
ZHW: A Numerical CODEC for Big Data Scientific Computation	56
<i>Michael Barrow, Zhuanhao Wu, Scott Lloyd, Maya Gokhale, Hiren Patel and Peter Lindstrom</i>	
Boosting Domain-Specific Debug Through Inter-frame Compression	65
<i>Zakary Nafziger, Martin Chua, Daniel Holanda Noronha and Steven J.E. Wilton</i>	
Hypersort: High-performance Parallel Sorting on HBM-enabled FPGA	75
<i>Soundarya J, Bingyi Zhang and Viktor Prasanna</i>	
LearningGroup: A Real-Time Sparse Training on FPGA via Learnable Weight Grouping for Multi-Agent Reinforcement Learning	86
<i>Je Yang, Jaeuk Kim and Joo-Young Kim</i>	
Accelerating Transformer Neural Networks on FPGAs for High Energy Physics Experiments	95
<i>Filip Wojcicki, Zhiqiang Que, Alexander D Tapper and Wayne Luk</i>	
FADEC: FPGA-based Acceleration of Video Depth Estimation by HW/SW Co-design....	103
<i>Nobuho Hashimoto and Shinya Takamaeda-Yamazaki</i>	
A Masked Pure-Hardware Implementation of Kyber Cryptographic Algorithm	112
<i>Tendayi Kamucheka, Alexander Nelson, David Andrews and Miaoqing Huang</i>	
A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN	113
<i>Shashwat Khandelwal and Shreejith Shanker</i>	
Using integer linear programming for correctly rounded multipartite architectures	122
<i>Orégane Desrentes and Florent de Dinechin</i>	
Automated Generation and Orchestration of Stream Processing Pipelines on FPGAs	130
<i>Kaspar Matas, Kristiyan Manev, Joseph Powell and Dirk Koch</i>	

HPIPE NX: Boosting CNN Inference Acceleration Performance with AI-Optimized FPGAs	140
<i>Marius Stan, Mathew Hall, Mohamed Ibrahim and Vaughn Betz</i>	
Load-Store Queue Sizing for Efficient Dataflow Circuits	149
<i>Jiantao Liu, Carmine Rizzi and Lana Josipovic</i>	
Memory-efficient RMT Matching Optimization Based on MBitTree	158
<i>Liu Zhongpei, Lv Gaofeng, Wang Jichang and Yang Xiangrui</i>	
FSLAM: an Efficient and Accurate SLAM Accelerator on SoC FPGA	167
<i>Vibhakar Vemulapati and Deming Chen</i>	
P3Net: PointNet-based Path Planning on FPGA	176
<i>Keisuke Sugiura and Hiroki Matsutani</i>	
Energy Efficient Design of Coarse-Grained Reconfigurable Architectures: Insights, Trends and Challenges	185
<i>Ensieh Aliagha and Diana Goehringer</i>	
byteman: A Bitstream Manipulation Framework	196
<i>Kristiyan Manev, Joseph Powell, Kaspar Matas and Dirk Koch</i>	
SALIENT: Ultra-Fast FPGA-based Short Read Alignment	205
<i>Behnam Khaleghi, Tianqi Zhang, Cameron Martino, George Armstrong, Ameen Akel, Ken Curewitz, Justin Eno, Sean Eilert, Rob Knight, Niema Moshiri and Tajana Rosing</i>	

Short Paper

Parallel CRC On An FPGA At Terabit Speeds	215
<i>Qianfeng Shen, Juan Camilo Vega and Paul Chow</i>	
Efficient Reinforcement Learning Framework for Automated Logic Synthesis Exploration ..	221
<i>Yu Qian, Xuegong Zhou, Hao Zhou and Lingli Wang</i>	
A Cautionary Note on Building Multi-tenant Cloud-FPGA as a Secure Infrastructure	227
<i>Yukui Luo, Yuheng Zhang, Shijin Duan and Xiaolin Xu</i>	
Leveraging FPGA Primitives to Improve Word Reconstruction during Netlist Reverse Engineering	233
<i>Reilly McKendrick, Corey Simpson, Brent Nelson and Jeffrey Goeders</i>	
An Energy-Efficient K-means Clustering FPGA Accelerator via Most-Significant Digit First Arithmetic	238
<i>Saeid Gorgin, Mohammadhossein Gholamrezaei, Danial Javaheri and Jeong-A Lee</i>	
Area-Efficient Memory Scheduling for Dynamically Scheduled High-Level Synthesis	242
<i>Xuefei He, Jianyi Cheng and George Constantinides</i>	
Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis	246
<i>Jean-Michel Gorius, Simon Rokicki and Steven Derrien</i>	
Exploring Inter-tile connectivity for HPC-oriented CGRA with Lower Resource Usage	252
<i>Boma Adhi, Carlos Cortes, Tomohiro Ueno, Kentaro Sano, Yiyu Tan, Takuya Kojima and Artur Podobas</i>	

Dual-Triangular QR Decomposition with Global Acceleration and Partially Q-Rotation Skipping	256
<i>Rui Fang, Siyang Jiang, Hsi-Wen Chen, Wei Ding and Ming-Syan Chen</i>	
Acceleration of Fast Sample Entropy Towards Biomedical Applications on FPGAs	260
<i>Chao Chen, Bruno da Silva, Jianqi Li and Chengyu Liu</i>	
pLPAQ: Accelerating LPAQ Compression on FPGA	264
<i>Dongdong Tang, Xuan Sun, Nan Guan, Tei Wei Kuo and Chun Jason Xue</i>	

PhD Forum

An Agile Tile-based Platform for Adaptive Heterogeneous Many-Core Systems	270
<i>Ahmed Kamaleldin and Diana Goehringer</i>	
Application Specific Instruction-Set Processors for Machine Learning Applications	274
<i>Muhammad Ali and Diana Göhringer</i>	
Modeling FPGA-based Architectures for Robotics	278
<i>Ariel Podlubne and Diana Goehringer</i>	
A Markovian Approach for Detecting Failures in the Xilinx SEM core	282
<i>Trishna Rajkumar and Johnny Öberg</i>	

Design Competition

Hardware SAT Solver-based Area-efficient Accelerator for Autonomous Driving	286
<i>Yusuke Inuma and Yuko Hara-Azumi</i>	
A Lane Detection Hardware Algorithm Based on Helmholtz Principle and Its Application to Unmanned Mobile Vehicles	290
<i>Katsuaki Kamimae, Shintaro Matsui, Yasutoshi Araki, Takehiro Miura, Keigo Motoyoshi, Keizo Yamashita, Haruto Ikebara, Takuho Kawazu, Huang Yuwei, Masahiro Nishimura, Shuto Abe, Kenyu Okino, Yuta Hashiguchi, Koki Fukuda, Kengo Yanagihara, Taito Manabe and Yuichiro Shibata</i>	
Desgin and Implementation of ROS2-based Autonomous Tiny Robot Car with Integration of Multiple ROS2 FPGA Nodes	294
<i>Hayato Mori, Hayato Amano, Akinobu Mizutani, Eisuke Okazaki, Yuki Konno, Kohei Sada, Tomohiro Ono, Yuma Yoshimoto, Hakaru Tamukoh, Takeshi Ohkawa and Midori Sugaya</i>	
Autonomous driving system with feature extraction using a binarized autoencoder	298
<i>Kota Hisafuru, Ryotaro Negishi, Soma Kawakami, Dai Sato, Kazuki Yamashita, Keisuke Fukada and Nozomu Togawa</i>	
Implementation and Improvement of Autonomous Robot Car using SoC FPGA with DPU302	
<i>Akira Kojima</i>	

Poster

A Highly Customizable and Efficient Hardware Implementation for Parallel Matrix Inversion	306
<i>Sultan Alqahtani, Yiqun Zhu, Qizhi Shi, Xiaolin Meng and Xinhua Wang</i>	

GraFF: A Multi-FPGA System with Memory Semantic Fabric for Scalable Graph Processing	308
<i>Xu Zhang, Yisong Chang, Tianyue Lu, Ke Liu, Ke Zhang and Mingyu Chen</i>	
Elastic Sample Filter: An FPGA-based Accelerator for Bayesian Network Structure Learning	310
<i>Ryota Miyagi, Ryota Yasudo, Kentaro Sano and Hideki Takase</i>	
LCAM: Low-Cost Approximate Multiplier Design on FPGA	311
<i>Mingyu Shu and Qiang Liu</i>	
FPGA Implementation of Low-Latency Recursive Median Filter	312
<i>Bo Peng, Yuzhu Zhou, Qiang Li, Maosong Lin, Jiankui Weng and Qiang Zeng</i>	
FPGA implementation of HDR synthesis processing with image compression techniques ..	319
<i>Nisimura Masahiro, Imamura Yuta, Manabe Taito and Shibata Yuichiro</i>	
EXPRESS: CNN EXecution Time PREdiction for DPU DeSign Space Exploration	321
<i>Shikha Goel, Rajesh Kedia, M. Balakrishnan and Rijurekha Sen</i>	
NetPU: Prototyping a Generic Reconfigurable Neural Network Accelerator Architecture ..	323
<i>Yuhao Liu, Shubham Rai, Salim Ullah and Akash Kumar</i>	
The Impact of Hardware Folding on Dependability in Spaceborne FPGA-based Neural Networks	324
<i>Ioanna Souvatzoglou, Dimitris Agiakatsikas, George Antonopoulos, Vasileios Vlagkoulis, Aitzan Sari, Athanasios Papadimitriou and Mihalis Psarakis</i>	
ESSPER: Elastic and Scalable System for High-Performance Reconfigurable Computing with Software-bridged APIs	325
<i>Kentaro Sano, Atsushi Koshiba, Takaaki Miyajima and Tomohiro Ueno</i>	
Quality & Generality: A Flexible FPGA Re-Clustering Technique to Improve Packing and Placement	326
<i>Mohamed A. Elgammal and Vaughn Betz</i>	