

2022 19th International SoC Design Conference (ISOCC 2022)

**Gangneung-si, South Korea
19-22 October 2022**



**IEEE Catalog Number: CFP2269E-POD
ISBN: 978-1-6654-5972-3**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2269E-POD
ISBN (Print-On-Demand):	978-1-6654-5972-3
ISBN (Online):	978-1-6654-5971-6
ISSN:	2163-9612

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Temperature Compensation on SRAM-Based Computation in Memory Array	1
<i>Qibang Zang, Wang Ling Goh, Fei Li, Lu Lu, Anh Tuan Do</i>	
Source-Line Shared SOT-MRAM Cell for Energy Efficient Read Operation.....	3
<i>Taehwan Kim, Jongsun Park</i>	
SRAM Bit-Line Boosting Circuit for Low Latency and Timing Aware Read Operation.....	5
<i>Hyeyeong Lee, Joonhyung Kim, Jongsun Park</i>	
Bit-Line Decoupled SRAM for Reducing Read Delays in Near Threshold Voltage Operations.....	7
<i>Hyunchul Park, Jongsun Park</i>	
Energy-Efficient STT-MRAM Based Digital PIM Supporting Vertical Computations Using Sense Amplifier	9
<i>Yeseul Kim, Jongsun Park</i>	
Fast-Transient LDO Regulator with RC-Less Low-Impedance Buffer and PVT Compensation	11
<i>Tzung-Je Lee, Hung-Hsiang Chang</i>	
A Design of High-Efficiency Constant On-Time Control DC-DC Buck Converter for Power Management Integrated Circuits	13
<i>Qurat Ul Ain, Muhammad Basim, Syed Adil Ali Shah, Kang- Yoon Lee</i>	
A Fully Differential Switched Capacitor Amplifier with a Two-Stage Folded-Mesh Class AB Operational Amplifier in a 22 nm FD-SOI CMOS Process.....	15
<i>Jeongwook Koh, Elmar Herzer</i>	
Wide Dynamic Range Temperature Sensor Using High Sensitivity PTAT Current Generator.....	17
<i>Tzung-Je Lee, Kuo-Hsun Tu</i>	
A Layout Generator of Latch, Flip-Flop, and Shift Register for High-Speed Links.....	19
<i>Junung Choi, Jaeik Cho, Won Joon Choi, Myungguk Lee, Byungsub Kim</i>	
An Improved Early Termination Methodology Using Convolutional Neural Network	21
<i>Seung Ho Shin, Hayoung Lee, Sooryeong Lee, Younwoo Yoo, Sungho Kang</i>	
PROG: Per-Row Output Generator for BOST	23
<i>Sooryeong Lee, Hayoung Lee, Younwoo Yoo, Seung Ho Shin, Sungho Kang</i>	
Pair-Grouping Scan Chain Architecture for Multiple Scan Cell Fault Diagnosis.....	25
<i>Sunghoon Kim, Seokjun Jang, Youngki Moon, Sungho Kang</i>	
FACTGen: Framework for Automated Circuit Topology Generator	27
<i>Jangwon Suh, Wanyeong Jung</i>	
Distributed Accumulation Based Energy Efficient STT-MRAM Based Digital PIM Architecture.....	29
<i>Dongsu Kim, Jongsun Park</i>	
FAME: Fault Address Memory Structure for Repair Time Reduction	31
<i>Hayoung Lee, Sooryeong Lee, Younwoo Yoo, Seung Ho Shin, Sungho Kang</i>	
Hiding Precharge Operation for Improved SRAM Cycle Time	33
<i>Yoojeong Yang, Dain Chon, Woong Choi</i>	

High Detection Rate BCH Code with CRC Code for Memory Application.....	35
<i>Minseo Kim, Jongsun Park</i>	
YOCO: Unified and Efficient Memory Protection for High Bandwidth Memory	37
<i>Dongwee Kim, Jungrae Kim</i>	
Second-Order Incremental Delta-Sigma Modulator with 3-Bit SAR ADC and Capacitor Sharing Scheme	39
<i>Wonkyu Do, Neungin Jeon, Hoyong Jung, Young-Chan Jang</i>	
A 10.12 μ W 101.98dB-SNDR Three-Step Incremental Analog-To-Digital Converter	41
<i>Huaikun Ji, Zhenhao Fan, Zhaonan Lu, Zhichao Tan, Menglian Zhao</i>	
An Improved Dynamic Latch Comparator with Low Power Consumption for SAR ADC Applications.....	43
<i>Phanidarapu Mounika, Deeksha Verma, Kang-Yoon Lee</i>	
Just-Enough Strategy for Accurate Clock Jitter Measurement Using a Cyclic Time-To-Digital Converter.....	45
<i>Yung-Chuan Su, Shi-Yu Huang</i>	
A 8-Bit 300MHz Domino Based Successive Approximation Register ADC	47
<i>Ko-Chi Kuo, Hsiung-Yu Chi</i>	
An Energy Efficient Finite State Machine Algorithm for Real-Time Asset Monitoring and Tracking System	49
<i>Jeongho Lee, Jungkeun Park, Ki-Duk Kim</i>	
An Accurate and Efficient Stochastic Computing Adder Exploiting Bit Shuffle Control Scheme.....	51
<i>Donghui Lee, Junhyuk Baik, Yongtae Kim</i>	
Correlation Aware Random Pattern Generation for Test Time and Shift Power Reduction of Logic BIST	53
<i>Jongho Park, Sangjun Lee, Inhwan Lee, Sungwhan Park, Sungho Kang</i>	
A Method for Implementing LSTM-Based Multiple-People Identification System for Non-Contact Health Monitoring on Small-Scale FPGA.....	55
<i>Masanao Okamoto, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine</i>	
A Novel Efficient Approximate Adder Design Using Single Input Pair Based Computation	57
<i>Hyelin Seok, Hyoju Seo, Jungwon Lee, Yongtae Kim</i>	
Hardware-Efficient Barrel Shifter Design Using Customized Dynamic Logic Based MUX.....	59
<i>Dain Chon, Yoojeong Yang, Hayoung Choi, Woong Choi</i>	
Reconfigurable Stochastic Computing Architecture for Computationally Intensive Applications.....	61
<i>Jeongeun Kim, Yue Ri Jeong, Kwonneung Cho, Won Sik Jeong, Seung Eun Lee</i>	
Low-Complexity High-Performance Method for Calculating Arbitrary Logarithm Function	63
<i>Yongzhen Zhang, Yuan Zhang, Yonggang Zhang, Hui Chen</i>	
Hardware Design of Optimized Large Integer Schoolbook Polynomial Multiplications on FPGA.....	65
<i>Monalisa Das, Babita Jajodia</i>	
A Cost-Efficient FPGA-Based Embedded System for Biosensor Platform.....	67
<i>Iksu Jang, Jaeyoung Seo, Changjae Moon, Byungsub Kim</i>	

A Morphological Image-Based Recognition of Iron Triad Using a Convolutional Neural Network	69
<i>Evelyn Q. Raguindin, Reibelle Q. Raguindin, Mark Angelo C. Purio, Ronnie O. Serfa Juan</i>	
Channel-Wise Activation Map Pruning Using Max-Pool for Reducing Memory Accesses.....	71
<i>Han Cho, Jongsun Park</i>	
Percentile Clipping Based Low Bit-Precision Quantization for Depth Estimation Network	73
<i>Seungeon Hwang, Jongsun Park</i>	
Feature Distribution-Based Knowledge Distillation for Deep Neural Networks	75
<i>Hyeonseok Hong, Hyun Kim</i>	
ApproxTorch: An Approximate Multiplier Evaluation Environment for CNNs Based on Pytorch.....	77
<i>Ke Ma, Shinji Kimura</i>	
A 3.65 Gb/s Area-Efficiency ChaCha20 Cryptocore.....	79
<i>Ronaldo Serrano, Marco Sarmiento, Ckristian Duran, Trong-Thuc Hoang, Cong-Kha Pham</i>	
FPGA Implementation of Hybrid Karatsuba Multiplications for NIST Post-Quantum Cryptographic Hardware Primitives.....	81
<i>Monalisa Das, Babita Jajodia</i>	
Kyber Accelerator on FPGA Using Energy-Efficient LUT-Based Barrett Reduction	83
<i>Da Won Kim, Dalta Imam Maulana, Wanyeong Jung</i>	
An Extremely Light-Weight Countermeasure to Power Analysis Attack in Dedicated Circuit for AES	85
<i>Yui Koyanagi, Tomoaki Ukezono</i>	
A Novel Ring Oscillator PUF for FPGA Based on Feedforward Ring Oscillators	87
<i>Tuan-Kiet Dang, Ronaldo Serrano, Trong-Thuc Hoang, Cong-Kha Pham</i>	
Real-Time Implementation of 11-Key Pose Estimation for Driver Behavior Analysis	89
<i>Minjoon Kim, Jaehyuk So, Taemin Hwang</i>	
Backward Graph Construction and Lowering in DL Compiler for Model Training on AI Accelerators.....	91
<i>Hyunjeong Kwon, Youngsu Kwon, Jinho Han</i>	
² b-Sigmoid and ² b-Tanh: Low Hardware Complexity Activation Functions for LSTM	93
<i>Yuan Zhang, Lele Peng, Lianghua Quan, Shubin Zheng, Qiufeng Feng, Yonggang Zhang, Hui Chen</i>	
An FPGA Implementation of CNN-Based Compression Artifact Reduction.....	95
<i>Jaemyung Kim, Jin-Ku Kang, Yongwoo Kim</i>	
A Layer-Wise Training and Pruning Method for Memory Efficient On-Chip Learning Hardware.....	97
<i>Dongwoo Lew, Jongsun Park</i>	
Hardware Analysis of Channel Estimation Method for IRS-Aided MIMO Wireless Systems.....	99
<i>Jiwon Kim, Seungsik Moon, Youngjoo Lee</i>	
Smart Computational Resource Distribution System with Automatic Classification Interface for CPS.....	101
<i>Yuuki Teramura, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine</i>	

Data Bus Inversion Encoding for Improving the Power Efficiency of SERDES-Containing Data Bus.....	103
<i>Seongyoon Kang, Jongsun Park</i>	
Low-Complexity Architecture of Finding First Four Minimum Values for Non-Binary LDPC Decoders.....	105
<i>Thang Xuan Pham, Phap Duong-Ngoc, Hanho Lee, Tuy Tan Nguyen</i>	
An Electrical Chromatic Dispersion Emulator Using Digital Signal Processing	107
<i>Koki Ando, Yukinaga Shimoda, Daisuke Ito, Makoto Nakamura</i>	
A Ka Band FMCW Transmitter with a High Ratio Multiplier	109
<i>Junho Moon, Sukwon Kang, Dongyeol Yang, Byung-Sung Kim</i>	
Dual Band Wide Range PLL for IoT Application.....	113
<i>Ho Won Kim, Hun Park, Kang Yoon Lee</i>	
D-Band Power Amplifier Module with Medium Output Power Using E-Plane Waveguide Transition.....	115
<i>Youngchae Jeon, Jaehoon Jeong, Yeongmin Jang, Jinho Jeong</i>	
Tone-Based Measurement of Excess Group Delay in Programmable Gain Receiver Chains for RF Ranging	117
<i>Ealwan Lee</i>	
Analysis of Impacting Multi-Stack Standard Cells on Chip Implementation.....	119
<i>Kyungjoon Chang, Taewhan Kim</i>	
Cell-Aware Scan Diagnosis Using Partially Synchronous Set and Reset.....	121
<i>Hyeonchan Lim, Hyojoon Yun, Juyong Lee, Sungho Kang</i>	
Performance Variability Modeling of Analog Circuits Using Improved Orthogonal Matching Pursuit.....	123
<i>Hyunjun Park, Woo-Seok Choi</i>	
Determining PCIe5 Jitter Margin Using SIPI Co-Sim	125
<i>Fern Nee Tan, Li Wern Chew, Ling Li Ong</i>	
A Novel Processing Unit and Architecture for Process-In Memory (PIM) in NAND Flash Memory	127
<i>Hyunwoo Kim, Seungwon Baek, Jaehong Song, Taigon Song</i>	
The Quantitative Comparisons of Analog and Digital SRAM Compute-In-Memories for Deep Neural Network Applications.....	129
<i>Joonhyung Kim, Jongsun Park</i>	
A High-Performance, Low-Power 8-Bit Full-Adder Using 8 ⁺ T Differential SRAM for Computation-InMemory	131
<i>Jihyung Jung, Youngmin Kim</i>	
Performance Analysis of a Phase-Change Memory System on Various CNN Inference Workloads	133
<i>Jihoon Jang, Hyun Kim, Hyokeun Lee</i>	
Noise-Aware and Lightweight LSTM for Keyword Spotting Applications	135
<i>Yingfeng Wang, Yi Sheng Chong, Wang Ling Goh, Anh Tuan Do</i>	
A Wide Range Digitally Controlled Oscillator with Direct Proportional Loop Control.....	137
<i>Yoon Heo, Won-Young Lee</i>	

A 5GHz All-Digital PLL with Shunt Regulating Ring DCO in BOST for DDR5 ATE.....	139
<i>Kyungmin Baek, Kahyun Kim, Deog-Kyoon Jeong</i>	
Impact of PI Nonlinearity on High-Resolution Frequency-To-Digital Converter	141
<i>Honggyoo Ahn, Joonghyun Song, Woo-Seok Choi</i>	
A Low-Power Counter-Based Digital CDR.....	143
<i>Hyun-In Kim, Jin-Ku Kang</i>	
A Wide-Range Low Power Quarter Rate Single Loop CDR.....	145
<i>Jin-Ho Kim, Jin-Ku Kang</i>	
Design of Energy Harvesting System with Piezoelectric Device for Onetime-High-Energy Applications.....	149
<i>Yoonho Song, Eunseo Kim, Deog-Kyoon Jeong</i>	
2T Neuromorphic Device Based on Oxide Semiconductor with High Linearity and Symmetry for High-Precision Training	151
<i>Seongmin Park, Gilsu Jeon, Suwon Seong, Yoonyoung Chung</i>	
A 1.92 μ A Always-On ECG Monitoring Mixed-Signal SoC for Implantable Medical Application.....	155
<i>Syed Muhammad Abubakar, Hanjun Jiang, Yue Yin, Jiahua Shi, Xiaofeng Yang, Wen Jia, Zhihua Wang</i>	
Design and Test of Computing-In Memories	157
<i>Jin-Fu Li</i>	
Design and Dataflow for Multibit SRAM-Based MAC Operations.....	159
<i>Chuan-Han Cheng, Shih-Hsu Huang, Jin-Fu Li</i>	
An Aging Detection and Tolerance Framework for 8T SRAM Dot Product CIM Engine	161
<i>Yu-Guang Chen, Chi-Hsu Wang, Ing-Chao Lin</i>	
Layer-Wise Exploration of Synaptic Array and Weight Mapping on Heterogeneous Tile-Based RRAM CIM Architecture	163
<i>Hsin-Tzu Wu, Hsin-Yi Pai, Wei-Kai Cheng</i>	
SVR: A Shard-Aware Vertex Reordering Method for Efficient GNN Execution and Memory Access.....	165
<i>Xingyuan Hu, Zhuang Shao, Chenjia Xie, Li Du, Yuan Du</i>	
Roadmap for Ferroelectric Memory: Challenges and Opportunities for IMC Applications.....	167
<i>Sourav De, Maximilian Lederer, Yannick Raffel, Franz Müller, Konrad Seidel, Thomas Kämpfe</i>	
Memory-Centric Fusion-Based CNN Accelerator with 3D-NoC and 3D-DRAM	169
<i>Wei Lu, Pei-Yu Ge, Po-Tsang Huang, Hung-Ming Chen, Wei Hwang</i>	
Precision-Aware Workload Distribution and Dataflow for a Hybrid Digital-CIM Deep CNN Accelerator	171
<i>Jui-I Kao, Wei Lu, Po-Tsang Huang, Hung-Ming Chen</i>	
Lego: Dynamic Tensor-Splitting Multi-Tenant DNN Models on Multi-Chip-Module Architecture	173
<i>Zhou Yu Xuan, Ching-Jui Lee, Tsung Tai Yeh</i>	
Dataflow and Hardware Design for the Sharing of Feature Maps.....	175
<i>De-Yang Chiu, Shih-Hsu Huang</i>	

High Accuracy Abnormal ECG Detection Chip Using a Simple Neural Network.....	177
<i>Kai-Fen Chang, Yuan-Ho Chen</i>	
Long-Length Accumulation Unit with Efficient Biasing for Binary Weight CNNs.....	179
<i>Song-Nien Tang, Chu-Ming Yen</i>	
A Machine Learning Accelerator for DDoS Attack Detection and Classification on FPGA.....	181
<i>Yu-Kuen Lai, Kai-Po Chang, Xiu-Wen Ku, Hsiang-Lun Hua</i>	
A Multi-Precision Multiply-Accumulation Array.....	183
<i>Chaolin Rao, Yueyang Zheng, Haochuan Wan</i>	
Spiking Neural Networks for Digital Hand-Written Number Recognition	185
<i>Dian Sheng, Rongxuan Xu, Qinan Wang, Chun Zhao</i>	
Neuromorphic Hardware Based on Artificial Synaptic Devices	187
<i>J Li, C Zhao, K Man</i>	
Digital Twin Based Maximum Power Point Estimation for Photovoltaic Systems.....	189
<i>Kangshi Wang, Jieming Ma, Jingyi Wang, Bo Xu, Yifan Tao, Ka Lok Man</i>	
A Long-Term Synchronized System for Healthcare.....	191
<i>Gianfranco Avitabile, Antonello Florio, Ka Lok Man, Chun Zhao</i>	
Estimating the Angle of Arrival from Multiple RF Sources Using Phase Interferometry	193
<i>Antonello Florio, Gianfranco Avitabile, Ka Lok Man</i>	
An Evaluation of Electricity Demand Forecasting Models for Smart Energy Management Systems.....	195
<i>Naoya Kaneko, Koki Iwabuchi, Kenshiro Kato, Daichi Watari, Dafang Zhao, Ittetsu Taniguchi, Hiroki Nishikawa, Takao Onoye</i>	
Monocular Depth Estimation with Optical Flow Attention for Autonomous Drones.....	197
<i>Tomoyasu Shimhada, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama</i>	
Joint Generative Network for Abnormal Event Detection in Surveillance Videos.....	199
<i>Savath Saypadith, Sunepha Detvongsa, Takao Onoye</i>	
Implementation of AI Characteristic Motion Detecting for Improper-Photography Prevention System.....	201
<i>Yusuke Inoue, Xiangbo Kong, Takeshi Kumaki</i>	
Fusing Infrared and Visible Images for DNN-Based Nighttime Human Detection.....	203
<i>Wanyin Shi, Hiroki Matsumiya, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama</i>	
CNN Acceleration Based on Dynamic Pruning and FPGAs Implementation	205
<i>Qi Li, Hengyi Li, Lin Meng</i>	
Accelerating SoC Security Verification and Vulnerability Detection Through Symbolic Execution.....	207
<i>Shibo Tang, Xingxin Wang, Yifei Gao, Wei Hu</i>	
Towards Automatic Property Generation for SoC Security Verification.....	209
<i>Xingxin Wang, Shibo Tang, Wei Hu</i>	
Exploring the High-Throughput and Low-Delay Hardware Design of SM4 on FPGA	211
<i>Yixiao Chen, Jinfeng Song, Shuai Chen, Yuan Cao, Jing Ye, Huawei Li, Xiaowei Li, Xin Lou, Enyi Yao</i>	

Investigate of Mitigation Solution Against Hardware Trojans Attack on Evolvable Hardware Platform.....	213
<i>Zeyu Li, Zhao Huang, Junjie Wang, Quan Wang</i>	
A Survey and Perspective on Electronic Design Automation Tools for Ensuring SoC Security	215
<i>Tian Feng, Haojie Pei, Zhou Jin, Xiao Wu</i>	
Reinforcement Learning for Hardware Security: Opportunities, Developments, and Challenges	217
<i>Satwik Patnaik, Vasudev Gohil, Hao Guo, Jeyavijayan Jv Rajendran</i>	
Design of Class-EF ² WPT System with Relay Coil	219
<i>Yota Matsui, Kisara Nakajima, Weisen Luo, Xiuqin Wei</i>	
Chattering Phenomenon in a High-Side Gate Driver Circuit Using MOSFET Equivalent Circuit	221
<i>Yusuke Goto, Hiroyuki Asahara, Daisuke Ito, Takuji Kousaka</i>	
Comparative Study of Nonlinear Dynamics in DC-DC Converter with TEM	223
<i>Daiki Hozumi, Shota Uchino, Takuji Kousaka, Hiroyuki Asahara</i>	
A Simple Approach of Stability Analysis and MPPT Control in DC-DC Converter with TEM	225
<i>Yuma Furutani, Takuji Kousaka, Shota Uchino, Hiroyuki Asahara</i>	
Maximum Efficiency Tracking for Wireless Power Transfer with Multiple Receivers.....	227
<i>Toshihiro Matsuda, Yutaro Komiyama, Wenqi Zhu, Kien Nguyen, Hiroo Sekiya</i>	
Performance Comparison of Soiling Detection Using Anomaly Detection Methodology	229
<i>Junghoon Lee, Chang-Ryeol Jeon, Suk-Ju Kang</i>	
A High Slew-Rate Wide-Range Capacitive Load Driving Buffer Amplifier with Correlated Dual Positive Feedback Loops	231
<i>Young-Ju Oh, Hyo-Jin Park, Joo-Mi Cho, Hyeon-Ji Choi, Su-Min Park, Chan-Ho Lee, Esun Baik, Chan-Kyu Lee, Ho-Chan Ahn, Sung-Wan Hong</i>	
A 430-MS/s 7-B Asynchronous SAR ADC with a 40 fF Input Sampling Capacitor.....	235
<i>Hyoung-Jung Kim, Jae-Hyuk Lee, Jae-Geun Lim, Jun-Ho Boo, Ho-Jin Kim, Seong-Bo Park, Youngdon Choi, Jung-Hwan Choi, Gil-Cho Ahn</i>	
Miniaturization of Bandwidth Extension Circuit for ESD I/O Pad Using Bridged T-Coil.....	237
<i>Jaehoon Jeong, Hyungeun Kim, Jihyeon Lee, Jaehyun Park, Jongsin Shin, Jinho Jeong</i>	
A Robust and Lightweight Environmental Sound Classification Technique with Adaptation to Microphone for AIoT Sound Sensing	239
<i>Lujie Peng, Longke Yan, Junyu Yang, Zhiyi Chen, Jun Zhou</i>	
A Neuromorphic SLAM Accelerator Supporting Multi-Agent Error Correction in Swarm Robotics.....	241
<i>Jaehyun Lee, Jong-Hyeok Yoon</i>	
Network-On-Chip-Centric Accelerator Architectures for Edge AI Computing.....	243
<i>Bo Wang, Ke Dong, Nurul Akhira Binte Zakaria, Mohit Upadhyay, Weng-Fai Wong, Li-Shiuan Peh</i>	
A Low-Power Gesture Recognition System Utilizing Hybrid Tiny Classifiers.....	245
<i>Yuncheng Lu, Zehao Li, Xin Zhang, Tony Tae-Hyoung Kim</i>	
Clustering in Globally Coupled Chaotic Circuits with Changing Weights.....	247
<i>Yoko Uwate, Yoshifumi Nishio</i>	

A Mathematical Analysis of Wire Resistance Problem in Memristor Crossbars.....	249
<i>G. Zoppo, F. Marrone, F. Corinto, A. Korkmaz, Su-In Yi, S. Palermo, R. S. Williams</i>	
High-Speed Serial Interface Using PWAM Signaling Scheme	255
<i>Hwan-Ung Kim, Jin-Ku Kang</i>	
An Efficient Systolic Array with Variable Data Precision and Dimension Support	257
<i>Jaehyeon So, Jong Hwan Ko</i>	
Flexible GPU-Based Implementation of Number Theoretic Transform for Homomorphic Encryption	259
<i>Phap Duong-Ngoc, Thang Xuan Pham, Hanho Lee, Tuy Tan Nguyen</i>	
Search-Efficient NAS: Neural Architecture Search for Classification	261
<i>Amrita Rana, Kyung Ki Kim</i>	
Automation Framework for Digital Circuit Design and Verification	263
<i>Hayun Bong, Kyungseon Cho, Yeongkyo Seo</i>	
Pitch-Shift Effects of an Ergodic Sequential Logic Nonlinear Cochlear Model Induced by Three Tones	265
<i>Yui Kishimoto, Hiroyuki Torikai</i>	
Computation of Homoclinic Points Using Particle Swarm Optimization in 2-Dimensional Discrete Dynamical Systems	267
<i>Tatsumi Makino, Yuu Miino, Haruna Matsushita, Takuji Kousaka</i>	
Time Series Analysis with Noise-Mixing Effects Using Neural Networks	269
<i>Takuya Nakamura, Ryosuke Shimizu, Yoko Uwate, Yoshifumi Nishio</i>	
Investigation of the Effect of Adding Random Noise to Noisy Biological Signals on the Classification of Neural Network	271
<i>Ryosuke Shimizu, Yoko Uwate, Yoshifumi Nishio</i>	
Multi-Point Search Method for System Identification Based on Chaotic Dynamics	273
<i>Masashi Tomita, Tadashi Tsubone</i>	
A Hardware-Efficient Sequential Logic Biochemical Switch Model Toward Biosystem Simulator.....	275
<i>Shogo Shirafuji, Hiroyuki Torikai</i>	
A Hardware-Efficient Ergodic Sequential Logic Neuron Network for Brain Prosthetic FPGA.....	276
<i>Yuta Shiomi, Hiroyuki Torikai</i>	
Reduction of Processing Time for Wireless Spiking Neural Network Using Wireless Communication Devices for IoT	278
<i>Ryuji Nagazawa, Kien Nguyen, Hiroo Sekiya, Hiroyuki Torikai</i>	
Synchronization Phenomena of Coupled Oscillators with Node and Edge Weights in Two-Dimensional Complex Networks.....	280
<i>Kiichi Yamashita, Yoko Uwate, Yoshifumi Nishio</i>	
Phase Change of Three Coupled Chaotic Circuits to Input Signals.....	282
<i>Takahiro Hattori, Yoko Uwate, Yoshifumi Nishio</i>	
16 X 10 Pressure Sensor CMOS Driver IC for Resistance Interference Calibration of Cells	284
<i>Jiseong Lee, Seungsoo Kwak, Yun Chan Im, Hyunjin Lee, Yong Sin Kim</i>	

A Novel Study on a 300°C, High Performance LDO Regulator Using Silicon-On-Insulator Process for Extreme Drill Bit Application	286
<i>Chiang Liang Kok</i>	
STT-MRAM Read and Write Circuit for High Reliability and Power Efficiency	290
<i>Dong-Kil Yun, Jung-Hoon Chun</i>	
A 80-MHz 91.2 ppm/°C Self-Biased Frequency-Locked-Loop Timer	292
<i>Tsung-Ying Chen, Ching-Yuan Yang, Dung-An Wang</i>	
A Design of SIDITO Buck-Boost Converter with Real Time Maximum Power Point Tracking for RF Energy Harvesting System	294
<i>Hyun Jin Jeong, Kang-Yoon Lee</i>	
Capless Low-Dropout Regulator with a Dual Feedback Loop and Voltage Dampers	298
<i>Yun Seong Lee, Yun Chan Im, Hyunjin Lee, Yong Sin Kim</i>	
A Three-Level Boost Converter with Peak Current Mode Control for Flying Capacitor Self-Balancing	300
<i>Junho Song, Minsu Kim, Hyung-Min Lee</i>	
A Programmable Gain Amplifier with Fast Transient Response for Medical Ultrasound System	302
<i>Min-Hyeong Son, Young-Chan Lee, Hyun-Min Baek, Hyo-Jeong Choi, Ji-Yong Um</i>	
A 12.5-Gb/s Switched Capacitor Based Two Tap DFE with High BER Performance	304
<i>Yosep Cho, Jongmin Park, Jinwook Burm</i>	
A Power-Efficient Low-Noise Neural Recording Amplifier IC with High Tolerance to Stimulation Artifacts	306
<i>Soonseong Hong, Hyouk-Kyu Cha</i>	
Anomaly Information Detection and Fault Tolerance Control Method for CAN-FD Bus Network	308
<i>Aoran Wang, Jie Fang, Yinan Xu, Yihu Xu, Yubing Wang, Yujing Wu, Jin-Gyun Chung</i>	
A Biopotential Amplifier IC with Active Common-Mode Cancellation for Closed-Loop Neural Interfaces	310
<i>Hyojun Yoo, Hyouk-Kyu Cha</i>	
Linearity Characterization of Hybrid Driving Scheme for Spatial Light Modulator System	312
<i>Z. Di, A. Mani, A. T. Do, A. Baranikov, R. M. Veetil, R. P. Domínguez, A. I. Kuznetsov, K. T. C. Chai</i>	
Time-Efficient Approximate Stochastic Computing for Medical Imaging Applications	314
<i>Keerthana Pamidimukkala, Kyung Ki Kim, Yong-Bin Kim, Minsu Choi</i>	
SoC Design for Mobile Real-Time Badminton Stroke Classification Design	316
<i>Wen-Hsin Tsai, Kuei-Ann Wen</i>	
Adaptive Granularity On-Die ECC	318
<i>Daero Kim, Jungrae Kim</i>	
The First Study of 10nm-Class Backside Defect Using Co-Routine Based ETL in DRAM	320
<i>Taesu Shin, Kibum Lee</i>	
Design of State of Charge and Health Estimation for Li-Ion Battery Management System	322
<i>Minjoon Kim, Jaehyuk So</i>	

Low Power Decoder Architecture of Product Code for Storage Controller	324
<i>Sumin Kim, Byungmin Ahn, Bohwan Jun, Mankeun Seo, Hongrak Son, Yong Ho Song</i>	
A Design and Implementation of MIPI A-PHY RTS Layer	326
<i>Sang-Ung Shin, Jin-Ku Kang, Yongwoo Kim</i>	
Automated Reverse Engineering Tools for FPGA Bitstream Extraction and Logic Estimation.....	328
<i>Mannhee Cho, Dongchan Lee, Sanghyun Lee, Youngmin Kim, Hyung-Min Lee</i>	
Data Extraction from Flash Memory and Reverse Engineering Using Xilinx 7 Series FPGA Boards.....	330
<i>Dongchan Lee, Sanghyun Lee, Mannhee Cho, Hyung-Min Lee, Youngmin Kim</i>	
Hybrid Assistive Circuit of SRAM for Improving Read and Write Noise Margin in 3nm CMOS	336
<i>Jiyoung Lee, Youngmin Kim</i>	
Memory-Access Optimization for Acceleration and Power Saving of FPGA-Based Image Processing.....	338
<i>Shungo Shimohane, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine</i>	
Releasing the Memory Bottleneck to Display Video Correctly.....	340
<i>Hyeonguk Jang, Sukho Lee, Jae-Jin Lee, Kyuseung Han</i>	
Logic and Reduction Operation Based Hardware Trojans in Digital Design	342
<i>Mayukhmali Das, Sounak Dutta, Sayan Chatterjee</i>	
A Time-Domain Parallel Counter for Deep Learning Macro	346
<i>Yixuan He, Minsu Choi, Kyung-Ki Kim, Yong-Bin Kim</i>	
Design Optimization for Decimation Filter for High Performance Sigma-Delta ADC.....	348
<i>Sang-Bo Park, Go-Eun Woo, Hyungwon Kim</i>	
Implementation of Aurora Interface Using SFP+ Transceiver	350
<i>Sungkyun Shin, Soyeon Choi, Eunhae Lee, Songyeon Lee, Hoyoung Yoo</i>	
Low Power Ternary XNOR Using 10T SRAM for In-Memory Computing	352
<i>Sanghyun Lee, Youngmin Kim</i>	
Filter Pruning Method for Inference Time Acceleration Based on YOLOX in Edge Device.....	354
<i>Jihun Jeon, Jin-Ku Kang, Yongwoo Kim</i>	
Exploring GEMM Operations on Different Configurations of the Gemmini Accelerator.....	356
<i>Dennis A. N. Gookyi, Eunchong Lee, Kyungho Kim, Sung-Joon Jang, Sang-Seol Lee</i>	
Evaluation of Posit Arithmetic on Machine Learning Based on Approximate Exponential Functions	358
<i>Hyun Woo Oh, Won Sik Jeong, Seung Eun Lee</i>	
ZOS: Zero Overhead Scan for Systolic Array-Based AI Accelerator	360
<i>Jihye Kim, Hayoung Lee, Jongho Park, Sungho Kang</i>	
DNN-Based Cancer Recurrence Predictor Using FPGA.....	362
<i>Young Jun Lim, Do Young Kim, Joon Hyeon Park, Myung Hoon Sunwoo</i>	
Impact of Oscillator Phase Noise on Time-Domain SNN Performance.....	364
<i>Jia Park, Woo-Seok Choi</i>	
Logic Diagnosis Based on Deep Learning for Multiple Faults	366
<i>Tae Hyun Kim, Hyeonchan Lim, Minho Cheong, Hyojoon Yun, Sungho Kang</i>	

Lightweighted AI-Based Inference Using Deterministic Randomness Compensation for Microcontroller ADC Resolution Enhancement.....	368
<i>Jisu Kwon, Daejin Park</i>	
Clipped Quantization Aware Training for Hardware Friendly Implementation of Image Classification Networks.....	370
<i>Kyunchul Lee, Jongsun Park</i>	
Class Difficulty Based Mixed Precision Quantization for Low Complexity CNN Training.....	372
<i>Joongho Jo, Jongsun Park</i>	
Electromagnetic Shielding Effectiveness of Sputtered Non-Woven Noise Suppression Sheet with Varied Air Gap.....	374
<i>Takumi Nabeshima, Daisuke Ito, Makoto Nakamura, Takefumi Koyama, Katsunori Muto</i>	
A 28GHz-Band Integrated GaAs Power Amplifier for 5G Mobile Communications	376
<i>Bonghyuk Park, Hui-Dong Lee, Seunghyun Jang, Sunwoo Kong, Seunghun Wang, Seok-Bong Hyun</i>	
A K-Band CMOS Power Amplifier with 3-Bit Phase Shifting Characteristics	378
<i>Hui Dong Lee, Seunghyun Jang, Sunwoo Kong, Bonghyuk Park, Seok-Bong Hyun</i>	
Modified Wilkinson Power Divider with Resonating Stubs for Physical Isolation of Output Ports	380
<i>Yeongmin Jang, Jinho Jeong</i>	
Enhancement of Emulation Usage for NVMe Solid State Drive.....	382
<i>Jeongbae Seo, Shinbeom Choi, Jaeik Lee, Sekwang Kim, Wooseong Cheong, Byungchul Yoo, Yong Ho Song</i>	
Toward Heterogeneous Virtual Platforms for Early SW Development	384
<i>Dongyoung Lee, Kyungsu Kang, Jongseong Park, Byunghoon Lee, Jinbeom Kim, Jaewoo Im</i>	
High-Level Synthesis Considering Layer Assignment on Timing in 3D-IC	386
<i>Myeongwoo Jin, Doekkeun Oh, Juho Kim</i>	
Delay Impact on Process Variation of Interconnect Throughout Technology Scaling	388
<i>Myeongwoo Jin, Doekkeun Oh, Juho Kim</i>	
XSNN: A System-Level Simulator for Spiking Neural Network with Neuron Circuits and Synapse Devices	390
<i>Jeong Woo Min, Jaeha Kim</i>	
Fast Estimation of NTT/INTT Accelerator Costs for RNS-Based Homomorphic Encryption.....	392
<i>Gyuhyun Jung, Hyeokjun Kwon, Hyunhoon Lee, Youngjoo Lee</i>	
Lightweighted Shallow CTS Techniques for Checking Clock Tree Synthesizable Paths in RTL Design Time	394
<i>Nayoung Kwon, Daejin Park</i>	
A Fast Eye Size Evaluation Method for High Speed Signal.....	396
<i>Hyoseok Song, Kwangmin Kim, Changyoon Han, Byungsub Kim</i>	
A Highly Linear Digitally Controlled Delay Line with Reduced Duty Cycle Distortion.....	398
<i>Joonghyun Song, Woo-Seok Choi</i>	

Author Index