2022 IEEE International Workshop on Rapid System Prototyping (RSP 2022)

Virtual Conference 13 October 2022



IEEE Catalog Number: CFP22047-POD ISBN:

979-8-3503-9889-2

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP22047-POD

 ISBN (Print-On-Demand):
 979-8-3503-9889-2

 ISBN (Online):
 979-8-3503-9851-9

ISSN: 2150-5500

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

Session 1 - Application-specific designs for vision	
Marine Objects Detection Using Deep Learning on Embedded Edge Devices	
TernaryNeRF: Quantizing Voxel Grid-based NeRF Models	
Enhancing Embedded AI-based Object Detection Using Multi-view Approach	
Session 2 - Processors and systems	
ANN-based Performance Estimation of Embedded Software for RISC-V Processors	
A Case for Second-Level Software Cache Coherency on Many-Core Accelerators	
Early Prototyping and Testing of CERN LHC CMS High-Granularity Calorimeter Slow-Control System	
Session 3 - Analysis and trade-offs	
Automatically Restructuring HDL Modules for Improved Reusability in Rapid Synthesis	
A Framework That Enables Systematic Analysis of Mixed-Signal Applications on FPGA	
Machine Learning Based Hard/Soft Logic Trade-offs in VTR	