

Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen; 26. Workshop (MBMV 2023)

ITG-Fachbericht 309

Freiburg, Germany
23-24 March 2023

ISBN: 978-1-7138-7365-5

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2023) by VDE VERLAG GMBH
All rights reserved.

Printed with permission by Curran Associates, Inc. (2025)

For permission requests, please contact VDE VERLAG GMBH
at the address below.

VDE VERLAG GMBH
Bismarckstr. 33
P.O.B. 12 01 43
10625 Berlin, Germany

Phone: +49 30 34 80 01 - 0
Fax: +49 30 34 80 01 - 9088

kundenservice@vde-verlag.de

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

Inhaltsverzeichnis

Skalierbarkeit

1	Towards Buffers as a Scalable Alternative to Registers for Processor-Local Memory	1
	Julius Roob, Anoop Bhagyanath and Klaus Schneider	
2	Energy-efficient Deployment of Deep Learning Applications on Cortex-M based Microcontrollers using Deep Compression	13
	Mark Deutel, Philipp Woller, Christopher Mutschler and Jürgen Teich	
3	Generator IP-reuse and Automated Infrastructure Generation for Model-based Full-Chip Generation	25
	Johannes Schreiner, Vasundhara Raje Gontia, Sebastian Prebeck and Wolfgang Ecker	

Verifikation

4	Equivalence Checking of Majority-based Function Mapping on ReRAM Crossbars	37
	Arighna Deb, Kamalika Datta and Rolf Drechsler	
5	Divider Verification Using Symbolic Computer Algebra and Delayed Don't Care Optimization.....	41
	Alexander Konrad, Christoph Scholl, Alireza Mahzoon, Daniel Große and Rolf Drechsler	

Werkzeuge, Fallstudien und Hybride Systeme

6	Boolean Format Multitool for the Next Generation	45
	Maximilian Heisinger	
7	Worst-Case Response Time Analysis of Earliest Deadline First in an Industrial Case Study.....	46
	Iwan Feras Fattohi, Christian Prehofer and Frank Slomka	
8	Runtime Verification of Hybrid Systems with Affine Arithmetic Decision Diagrams.....	54
	Hagen Heermann and Christoph Grimm	

Zertifizierung

9	Efficient Proof Checking with LRAT in CaDiCal (<i>Work in Progress</i>).....	64
	Florian Pollitt, Mathias Fleury and Armin Biere	
10	Stratified Certification for k-Induction.....	68
	Emily Yu, Nils Froleyks, Armin Biere and Keijo Heljanko	

RISC-V

- 11 How We Learned to Stop Worrying and Build a RISC-V VP with only one Microcode Instruction..... 70**
Lucas Klemmer, Sonja Gurtner and Daniel Grosse
- 12 Towards a Rocket Chip Based Implementation of the RISC-V GPC Architecture..... 73**
Lars Luchterhandt, Tom Nellius, Robert Beck, Rainer Dömer, Pascal Kneuper, Wolfgang Mueller and Babak Sadiye
- 13 Towards Comprehensive Verification of Hardware and Software for RISC-V based Embedded Systems 80**
Niklas Bruns, Sallar Ahmadi-Pour, Sören Tempel and Rolf Drechsler

Testen

- 14 Extended Abstract: Data-Driven Test Generation for Black-Box Systems From Learned Decision Tree Models..... 84**
Swantje Plambeck and Goerschwin Fey
- 15 Fuzz-Testing of SpinalHDL Designs..... 86**
Katharina Ruep and Daniel Große

Sicherheit

- 16 Security Validation of VP-based Heterogeneous Systems: A Completeness-driven Perspective..... 88**
Ece Nur Demirhan Coskun, Muhammad Hassan and Rolf Drechsler
- 17 Formal Verification of Data-Obliviousness in Hardware 92**
Lucas Deutschmann, Johannes Müller, Mohammad R. Fadiheh, Dominik Stoffel and Wolfgang Kunz
- 18 UPEC-PN: Exhaustive constant time verification of low-level software using property checking..... 96**
Philipp Schmitz, Johannes Müller, Christian Bartsch, Dominik Stoffel and Wolfgang Kunz