

# **2023 IEEE International 3D Systems Integration Conference (3DIC 2023)**

**Cork, Ireland  
10-12 May 2023**



**IEEE Catalog Number: CFP23DIC-POD  
ISBN: 979-8-3503-1138-9**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23DIC-POD
ISBN (Print-On-Demand):	979-8-3503-1138-9
ISBN (Online):	979-8-3503-1137-2
ISSN:	2164-0157

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

Design Enablement of 3-Dies Stacked 3D-ICs Using Fine-Pitch Hybrid-Bonding and TSVs.....	1
<i>Mohamed Naeim, Hanqi Yang, Pinhong Chen, Rong Bao, Antoine Dekeyser, Giuliano Sisto, Moritz Brunion, Rongmei Chen, Geert Van Der Plas, Eric Beyne, Dragomir Milojevic</i>	
Copper Electrode Surface Features and Cu-SiO <sub>2</sub> Hybrid Bonding .....	5
<i>M. Murugesan, M. Sawa, E. Sone, M. Motoyoshi, M. Koyanagi, T. Fukushima</i>	
Fast, Accurate Assembly-Level Physical Verification of 3DIC Packages .....	9
<i>Nermeen Hossam, John Ferguson</i>	
Thermal Cycling and Fatigue Life Analysis of a Laterally Conducting GaN-Based Power Package .....	13
<i>Pouria Zaghari, Sourish S. Sinha, Jong Eun Ryu, Paul D. Franzon, Douglas C. Hopkins</i>	
Effective and Efficient Test and Diagnosis Pattern Generation for Many Inter-Die Interconnects in Chiplet-Based Packages .....	18
<i>Po-Yao Chuang, Francesco Lorenzelli, Sreejit Chakravarty, Slimane Boutobza, Cheng-Wen Wu, Georges Gielen, Erik Jan Marinissen</i>	
Thermal Estimation for 3D-ICs Through Generative Networks .....	24
<i>Priyank Kashyap, Prasanth P. Ravichandiran, Lee Wang, Dror Baron, Chau-Wai Wong, Tianfu Wu, Paul D. Franzon</i>	
A Study on a Tether-Less Approach Towards Micro-Transfer-Printing of Large-Footprint Power Micro-Inductor Chiplets .....	28
<i>Somnath Pal, Liang Ye, James O'Callaghan, Fatih Bilge Atar, Cian O'Mathuna, Brian Corbett, Ranajit Sai, Sambuddha Khan</i>	
SiGe BiCMOS Technology with Embedded Microchannels Based on Cu Pillar PCB Integration Enabling sub-THz Microfluidic Sensor Applications.....	32
<i>Emre Can Durmaz, Carl Heine, Zhibo Cao, Jens Lehmann, Dietmar Kissinger, Matthias Wietstruck</i>	
Review of Hybrid Integration Techniques for Integrating III-V Onta Silicon.....	36
<i>Erik W. Masselink, Andrew Stark, Benjamin B. Yang, T. Robert Harris</i>	
Impact of Super-Long-Throw PVD on TSV Metallization and Die-To-Wafer 3D Integration Based on Via-Last .....	43
<i>Jiayi Shen, Chang Liu, Tadaaki Hoshi, Atsushi Sinoda, Hisashi Kino, Tetsu Tanaka, Murugesan Mariappan, Mitsumasa Koyanagi, Takafumi Fukushima</i>	
Chiplet Set for Artificial Intelligence .....	47
<i>Joshua A. Stevens, Tse-Han Pan, Prasanth Prabu Ravichandiran, Paul D. Franzon</i>	
Measurement Point Selection Algorithms for Testing Power TSVs.....	52
<i>Koutaro Hachiya</i>	

### Author Index