PROCEEDINGS OF SPIE

DTCO and Computational Patterning II

Ryoung-Han Kim Editor

27 February – 2 March 2023 San Jose, California, United States

Sponsored and Published by SPIE

Volume 12495

Proceedings of SPIE 0277-786X, V. 12495

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIEDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings: Author(s), "Title of Paper," in *DTCO and Computational Patterning II*, edited by Ryoung-Han Kim, Proc. of SPIE 12495, Seven-digit Article CID Number (DD/MM/YYYY); (DOI URL).

ISSN: 0277-786X ISSN: 1996-756X (electronic)

ISBN: 9781510660977 ISBN: 9781510660984 (electronic)

Published by **SPIE** P.O. Box 10, Bellingham, Washington 98227-0010 USA Telephone +1 360 676 3290 (Pacific Time) SPIE.org Copyright © 2023 Society of Photo-Optical Instrumentation Engineers (SPIE).

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of fees. To obtain permission to use and share articles in this volume, visit Copyright Clearance Center at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher.

Printed in the United States of America by Curran Associates, Inc., under license from SPIE.

Publication of record for individual papers is online in the SPIE Digital Library.



Paper Numbering: A unique citation identifier (CID) number is assigned to each article in the Proceedings of SPIE at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

• The first five digits correspond to the SPIE volume number.

• The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

ix Conference Committee

CURVILINEAR IN COMPUTATIONAL PATTERNING

- 12495 03 Full chip inverse lithography technology mask synthesis for advanced memory manufacturing [12495-1]
- 12495 04 Structured assist features in inverse lithography [12495-2]
- 12495 05 Curvilinear mask handling in OPC flow [12495-3]
- 12495 06 Curvilinear data representation and its impact on file size and lithographic performance [12495-4]

COMPUTATIONAL PATTERNING I AND HIGH NA EUV

- 12495 08 Improving OPC modeling accuracy with rigorous and compact modeling deformation effects in photoresists [12495-6]
- 12495 09 Computational evaluation of critical logical metal layers of pitch 20-24nm and the aberration sensitivity in high NA EUV single patterning [12495-8]
- 12495 0A Application of resolution enhancement techniques at high NA EUV for next generation DRAM patterning [12495-9]
- 12495 0B Evaluation of field stitching optimization for robust manufacturing with high-NA EUVL [12495-10]
- 12495 0C Probability model of bridging defects for random logic via in 3nm double patterning technology at 0.33 NA [12495-68]

INVITED PRESENTATIONS I

12495 0D Direct print EUV patterning of tight pitch metal layers for Intel 18A process technology node (Invited Paper) [12495-11]

INVITED PRESENTATIONS II

- 12495 0K **EUV full-chip curvilinear mask options for logic via and metal patterning (Invited Paper)** [12495-18]
- 12495 0L Next-generation logic design architecture for vertical-transport nanosheets (Invited Paper) [12495-20]
- 12495 0M Design-technology co-optimization overview of CFET architecture (Invited Paper) [12495-21]

COMPUTATIONAL PATTERNING II

- 12495 OP High accuracy OPC modeling for new EUV low-K1 mask technology options [12495-25]
- 12495 00 Modeling accuracy and TAT improvements for next generation mask error correction [12495-26]

COMPUTATIONAL LITHOGRAPHY: JOINT SESSION WITH 12495 AND 12494

- 12495 OR Computational lithography solutions to support EUV high-NA patterning [12495-27]
- 12495 0S Patterning assessment using 0.33NA EUV single mask for next generation DRAM manufacturing [12495-28]

DESIGN FOR MANUFACTURING AND YIELD

- 12495 0T IC layouts patterns topological profiling using directional geometrical kernels [12495-29]
- 12495 0U Methodology development to benchmark power delivery designs in advanced technology nodes [12495-30]
- 12495 0V Design for manufacturability (DFM) in-design fixing for improving manufacturability aware scoring (MAS) [12495-31]
- 12495 0W Electrical analysis of a stochastically simulated 2 nm node electrical test structure [12495-32]
- 12495 0X Scalable hierarchy extraction of repeating structures to enhance full chip mask synthesis [12495-33]

	DTCO AND STCO
12495 OY	System-level evaluation of 3D power delivery network at 2nm node [12495-34]
12495 OZ	DTCO of sequential and monolithic CFET SRAM [12495-35]
12495 11	Minimizing die fracture in three-dimensional IC advanced packaging wafer thinning process by inserting polyimide patterns [12495-37]
	INVITED PRESENTATIONS III: DESIGN FOR TEST AND METROLOGY
12495 15	A holistic approach to zero defect products when wafer fab does not output zero defects (Invited Paper) [12495-41]
12495 16	Voltage contrast evaluation of dual-damascene 28nm-pitch EUV patterning and via overlap (Invited Paper) [12495-42]
12495 17	Design for inspection methodology for fast in-line eBeam defect detection (Invited Paper) [12495-43]
	MACHINE LEARNING, DEEP LEARNING, AND AI I
12495 18	Unsupervised ML classification driven process model coverage check [12495-44]
12495 19	Machine learning architecture evaluation for fast and accurate weak point detection [12495-45]
12495 1A	Machine learning applications on 3nm node technology and designs for improving block-leve PPA [12495-46]
12495 1B	Automatic generation of representative and diversified pattern samples from a full chip layout [12495-47]
12495 1C	Quantifying process sensitivities for EUV and high-NA using machine learning based analytics [12495-48]
	MACHINE LEARNING, DEEP LEARNING, AND AI II
12495 1D	Frequency-informed deep-learning denoising method supporting sub-nm metrology for high NA EUV lithography [12495-49]
12495 1F	Optical proximity correction with the conditional Wasserstein GAN [12495-56]

12495 1G Design for manufacturability (DFM) physical verification using machine learning [12495-52]

12495 1H Etch model calibration and usage in OPC flow for curvilinear layouts [12495-53]

MACHINE LEARNING, DEEP LEARNING, AND AI III

12495 1J Evaluation of CNN for fast EUV lithography simulation using iN3 logic mask patterns [12495-55]

POSTER SESSION

12495 1K	Cost analysis of device options and scaling boosters below the A14 technology node [12495-59]
12495 1L	Improving FEM wafer review efficiency by introducing different pattern grouping modes [12495-60]
12495 1M	Lithography hotspot detection based on residual network [12495-62]
12495 1N	Constructing layout hierarchy for high-efficiency OPC flow [12495-63]
12495 10	CPU time prediction using machine learning for post-tapeout flow runs [12495-64]
12495 1P	GPU-accelerated matrix cover algorithm for multiple patterning layout decomposition [12495-65]
12495 1Q	Co-optimization of optical and resist models in the OPC modeling process using in-house genetic algorithm [12495-67]
12495 1R	Hybrid deep learning OPC framework with generative adversarial network [12495-69]
12495 1S	Fast and accurate machine learning assisted mask optimization [12495-71]
12495 1T	Design rule manual and DRC code qualification flows empowered by high coverage synthetic layouts generation [12495-72]
12495 1U	Productivity enhancement study: yield, cost, and turn-around-time modeling for EUV and high NA EUV [12495-73]
12495 1V	Design-aware virtual metrology and process recipe recommendation [12495-75]
12495 1W	A geometric model for active contours in inverse lithography [12495-76]
12495 1X	Physical design level PPA evaluation of buried power rail at 2nm node [12495-58]

12495 1Y	Lithography hotspot correction on post-OPC layout using generative adversarial networks [12495-57]
12495 1Z	Fast and accurate prediction of process variation band with custom kernels extracted from convolutional networks [12495-70]
12495 20	Layout pattern risk assessment in advanced technology node: methodology for pattern clustering and classification [12495-7]
	DIGITAL POSTER SESSION
12495 24	Optical proximity correction with PID control through reinforcement learning [12495-24]

12495 25 Thick-mask model based on multi-channel U-Net for EUV lithography [12495-61]