PROCEEDINGS OF SPIE

Advanced Etch Technology and Process Integration for Nanopatterning XII

Nihar Mohanty Efrain Altamirano-Sánchez Editors

28 February – 2 March 2023 San Jose, California, United States

Sponsored by SPIE

Cosponsored by Meta (United States)

Published by SPIE

Volume 12499

Proceedings of SPIE 0277-786X, V. 12499

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIEDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings: Author(s), "Title of Paper," in Advanced Etch Technology and Process Integration for Nanopatterning XII, edited by Nihar Mohanty, Efrain Altamirano-Sánchez, Proc. of SPIE 12499, Seven-digit Article CID Number (DD/MM/YYYY); (DOI URL).

ISSN: 0277-786X ISSN: 1996-756X (electronic)

ISBN: 9781510661059 ISBN: 9781510661066 (electronic)

Published by **SPIE** P.O. Box 10, Bellingham, Washington 98227-0010 USA Telephone +1 360 676 3290 (Pacific Time) SPIE.org Copyright © 2023 Society of Photo-Optical Instrumentation Engineers (SPIE).

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of fees. To obtain permission to use and share articles in this volume, visit Copyright Clearance Center at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher.

Printed in the United States of America by Curran Associates, Inc., under license from SPIE.

Publication of record for individual papers is online in the SPIE Digital Library.



Paper Numbering: A unique citation identifier (CID) number is assigned to each article in the Proceedings of SPIE at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

• The first five digits correspond to the SPIE volume number.

• The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

v Conference Committee

ADVANCED PATTERNING INTEGRATION I

12499 02 Enabling process technologies for advanced logic devices beyond FinFET era (Invited Paper) [12499-2]

MATERIALS AND ETCH INTEGRATION

- 12499 03 AppliedPRO: process recipe optimizer for R&D acceleration and beyond [12499-44]
- 12499 04 Evaluation of TiN hardmask films to prevent line wiggling due to plasma-induced film stress [12499-8]

ADVANCED PATTERNING INTEGRATION II

- 12499 05 Process optimization for shallow trench isolation etch using computational models [12499-47]
- 12499 06 High-aspect-ratio amorphous carbon mask etch profile control through plasma and surface chemistry optimization [12499-11]
- 12499 07 A method for achieving sub-2nm across-wafer uniformity performance [12499-45]
- 12499 08 Challenges for spacer and source/drain cavity patterning in CFET devices [12499-13]
- 12499 09 Middle-of-line plasma dry etch challenges for CFET integration [12499-14]

COMPUTATIONAL PATTERNING AND PROCESS CONTROL

- 12499 0A Computational patterning and process variation impact on photonics devices (Invited Paper) [12499-15]
- 12499 OB Variability study of MP18 semi-damascene interconnects with fully self-aligned vias [12499-16]
- 12499 OC A novel approach to etch-process-aware intensive layout retarget [12499-18]

NOVEL ATOMIC SCALE PROCESSES

- 12499 0D Radical-based surface treatment and selective etch enabled by high density ICP remote plasma source [12499-27]
- 12499 OE Selective isotropic atomic-layer etching of thin films by using dry chemical removal tool [12499-29]

SUSTAINABILITY IN ETCH AND PATTERNING INTEGRATION

- 12499 OF Sustainable semiconductor manufacturing: lessons for lithography and etch (Invited Paper) [12499-31]
- 12499 0G Advances in low GWP etch gasses (Invited Paper) [12499-33]
- 12499 OH Characterization of TSV etch from a sustainability standpoint (Invited Paper) [12499-34]

EUV INTEGRATION: JOINT SESSION WITH 12494 AND 12499

12499 01 Understanding etch properties of advanced chemically amplified EUV resist [12499-36]

POSTER SESSION

- 12499 0J The damage control of sub layer while ion-driven etching with vertical carbon profile implemented [12499-40]
- 12499 OK Study of selective isotropic etching effects of Sin-xGex in gate-all-around nanosheet transistor process [12499-43]
- 12499 OL Modeling of SiNx growth by chemical vapor deposition in nanosheet indentation [12499-46]

DIGITAL POSTER SESSION

- 12499 0M Design of experiment for optimal SiGe-Si selectivity [12499-12]
- 12499 0N Opportunities and challenges of heterogeneous integration: from IC packaging POV (Invited Paper) [12499-20]