

**2023 IEEE 34th International  
Conference on  
Application-specific Systems,  
Architectures and Processors  
(ASAP 2023)**

**Porto, Portugal  
19-21 July 2023**



**IEEE Catalog Number: CFP23063-POD  
ISBN: 979-8-3503-4686-2**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23063-POD
ISBN (Print-On-Demand):	979-8-3503-4686-2
ISBN (Online):	979-8-3503-4685-5
ISSN:	2160-0511

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2023 IEEE 34th International Conference on Application- specific Systems, Architectures and Processors (ASAP) **ASAP 2023**

## Table of Contents

Preface .....	xi
Message from the Chairs .....	xii
Organizing Committee .....	xiv
Steering Committee .....	xv
Program Committee .....	xvi
Sub-Reviewers .....	xviii
Sponsors, Supporter, and Contributing Organizations .....	xix
Keynotes .....	xxi

## Nominated for Best Paper Award and Poster Pitches

A Novel FPGA-Based Circuit Simulator for Accelerating Reinforcement Learning-Based Design of Power Converters .....	1
<i>Zhenyu Xu (University of Rhode Island, US), Miaoxiang Yu (University of Rhode Island, US), Jilian Cai (University of Rhode Island, US), Qing Yang (University of Rhode Island, US), Yeonho Jeong (University of Rhode Island, US), and Tao Wei (University of Rhode Island, US)</i>	
Enhancing RISC-V Vector Extension for Efficient Application of Post-Quantum Cryptography .....	10
<i>Yifan Zhao (Fudan University), Honglin Kuang (Fudan University), Yi Sun (Fudan University), Zhen Yang (Fudan University), Chen Chen (The T-Head Division, Alibaba Cloud, China), Jianyi Meng (The T-Head Division, Alibaba Cloud, China), and Jun Han (Fudan University)</i>	
SONA: An Accelerator for Transform-Domain Neural Networks with Sparse-Orthogonal Weights .	18
<i>Pierre Abillama (University of Michigan, USA), Zichen Fan (University of Michigan, USA), Yu Chen (University of Michigan, USA), Hyochan An (University of Michigan, USA), Qirui Zhang (University of Michigan, USA), Seungkyu Choi (University of Michigan, USA), David Blaauw (University of Michigan, USA), Dennis Sylvester (University of Michigan, USA), and Hun-Seok Kim (University of Michigan, USA)</i>	

COIN: Combinational Intelligent Networks [Poster paper] .....	27
<i>Igor D. S. Miranda (Universidade Federal do Recôncavo da Bahia, Brazil), Aman Arora (University of Texas at Austin, USA), Zachary Susskind (University of Texas at Austin, USA), Josias S. A. Souza (Universidade Federal do Recôncavo da Bahia, Brazil), Mugdha P. Jadhao (University of Texas at Austin, USA), Luis A. Q. Villon (Universidade Federal do Rio de Janeiro, Brazil), Diego L. C. Dutra (Universidade Federal do Rio de Janeiro, Brazil), Priscila M. V. Lima (Universidade Federal do Rio de Janeiro, Brazil), Felipe M. G. França (Instituto de Telecomunicações, Portugal), Mauricio Breternitz (ISCTE Instituto Universitário de Lisboa, Portugal), and Lizy K. John (University of Texas at Austin, USA)</i>	
A Heterogeneous Computer Architecture Accelerating Reinforcement Learning-Based Design for Silicon Photonic Devices [Poster paper] .....	29
<i>Miaoxiang Yu (University of Rhode Island, US), Zhenyu Xu (University of Rhode Island, US), Jillian Cai (University of Rhode Island, US), Qing Yang (University of Rhode Island, US), and Tao Wei (University of Rhode Island, US)</i>	
Audio DSP to FPGA Compilation [Poster paper] .....	31
<i>Maxime Popoff (Univ Lyon, INSA Lyon, Inria, CITI, France), Romain Michon (Univ Lyon, Inria, INSA Lyon, CITI, France), Tanguy Risset (Univ Lyon, INSA Lyon, Inria, CITI, France), Pierre Cochard (Univ Lyon, Inria, INSA Lyon, CITI, France), Stephane Letz (Univ Lyon, GRAME-CNCM, INSA Lyon, Inria, CITI, France), Yann Orlarey (Univ Lyon, GRAME-CNCM, INSA Lyon, Inria, CITI, France), and Florent de Dinechin (Univ Lyon, INSA Lyon, Inria, CITI, France)</i>	

## Security and Arithmetic

MAYALOK: A Cyber-Deception Hardware Using Runtime Instruction Infusion .....	33
<i>Preet Derasari (The George Washington University, USA), Kailash Gogineni (The George Washington University, USA), and Guru Venkataramani (The George Washington University, USA)</i>	
A Suite of Division Algorithms for Posit Arithmetic [Short paper] .....	41
<i>Raul Murillo (Faculty of Physics, Spain), Alberto A. Del Barrio (University of Madrid, Spain), and Guillermo Botella (University of Madrid, Spain)</i>	

## Machine Learning I

PreCog: Near-Storage Accelerator for Heterogeneous CNN Inference .....	45
<i>Jiyoung An (University of California, USA), Esmerald Aliaj (University of California, USA), and Sang-Woo Jun (University of California, USA)</i>	
iKnowFirst: An Efficient DPU-Assisted Compaction for LSM-Tree-Based Key-Value Stores .....	53
<i>Jiahong Chen (Xiamen University, China), Shengzhe Wang (Xiamen University, China), Zhihao Zhang (Xiamen University, China), Suzhen Wu (Xiamen University, China), and Bo Mao (Xiamen University, China)</i>	

Exploiting Subword Permutations to Maximize CNN Compute Performance and Efficiency .....	61
<i>Michael Beyer (Bosch Corporate Research, Robert Bosch GmbH, Germany; Leibniz University Hannover, Germany), Sven Gesper (Technical University Braunschweig, Germany), Andre Guntoro (Bosch Corporate Research, Robert Bosch GmbH, Germany), Guillermo Payá-Vayá (Technical University Braunschweig, Germany), and Holger Blume (Leibniz University Hannover, Germany)</i>	
Efficient 1D Grouped Convolution For PyTorch A Case Study: Fast On-Device Fine-Tuning For SqueezeBERT .....	69
<i>S. H. Mozafari (McGill University, Canada), J. J. Clark (McGill University, Canada), W. J. Gross (McGill University, Canada), and B. H. Meyer (McGill University, Canada)</i>	

## Tools, Simulation and Test

FAWS: FPGA Acceleration of Large-Scale Wave Simulations .....	76
<i>Dimitrios Gourounas (The University of Texas at Austin, USA), Bagus Hanindhito (The University of Texas at Austin, USA), Arash Fathi (ExxonMobil Technology and Engineering, USA), Dimitar Trenev (ExxonMobil Technology and Engineering, USA), Lizy K. John (The University of Texas at Austin, USA), and Andreas Gerstlauer (The University of Texas at Austin, USA)</i>	
Boomerang: Physical-Aware Design Space Exploration Framework on RISC-V SonicBOOM Microarchitecture .....	85
<i>Yen-Fu Liu (National Taiwan University, Taiwan), Chou-Ying Hsieh (National Taiwan University, Taiwan), and Sy-Yen Kuo (National Taiwan University, Taiwan)</i>	
Supporting RISC-V Performance Counters Through Linux Performance Analysis Tools .....	94
<i>Joao Mario Domingos (University of Lisbon, Portugal), Tiago Rocha (University of Lisbon, Portugal), Nuno Neves (University of Lisbon, Portugal), Nuno Roma (University of Lisbon, Portugal), and Pedro Tomás (University of Lisbon, Portugal)</i>	
Co-Design of Algorithm and FPGA Accelerator for Conditional Independence Test .....	102
<i>Ce Guo (Imperial College London, United Kingdom), Wayne Luk (Imperial College London, United Kingdom), Alexander Warren (Intel Corporation, United Kingdom), Joshua Levine (Intel Corporation, United Kingdom), and Peter Brookes (Intel Corporation, United Kingdom)</i>	

## Computer Vision

FieldHAR: A Fully Integrated End-to-End RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors .....	110
<i>Mengxi Liu (German Research Center for Artificial Intelligence (DFKI), Germany), Bo Zhou (German Research Center for Artificial Intelligence (DFKI), Germany; Department of Computer Science, RPTU Kaiserslautern-Landau, Germany), Zimin Zhao (German Research Center for Artificial Intelligence (DFKI), Germany; Department of Computer Science, RPTU Kaiserslautern-Landau, Germany), Hyeonseok Hong (Seoul National University of Science and Technology, Korea), Hyun Kim (Seoul National University of Science and Technology, Korea), Sungho Suh (German Research Center for Artificial Intelligence (DFKI), Germany; Department of Computer Science, RPTU Kaiserslautern-Landau, Germany), Vitor Fortes Rey (German Research Center for Artificial Intelligence (DFKI), Germany; Department of Computer Science, RPTU Kaiserslautern-Landau, Germany), and Paul Lukowicz (German Research Center for Artificial Intelligence (DFKI), Germany; Department of Computer Science, RPTU Kaiserslautern-Landau, Germany)</i>	
FMM-X3D: FPGA-Based Modeling and Mapping of X3D for Human Action Recognition .....	119
<i>Petros Toupas (Dept. of Electrical and Electronic Engineering, Imperial College London, UK; Information Technologies Institute, Centre for Research and Technology Hellas, Greece), Christos-Savvas Bouganis (Dept. of Electrical and Electronic Engineering, Imperial College London, UK), and Dimitrios Tzovaras (Information Technologies Institute, Centre for Research and Technology Hellas, Greece)</i>	
GPU Acceleration of Multi-Object Tracking with Motion Vector Interpolation and Affine Transformation .....	127
<i>Yoshiki Kunimoto (University of Tsukuba), Qiong Chang (Tokyo Institute of Technology), Yoshiki Yamaguchi (University of Tsukuba), and Tsutomu Maruyama (University of Tsukuba)</i>	
Real-Time and Approximate Iterative Optical Flow Implementation on Low-Power Embedded CPUs [Short paper] .....	135
<i>Maxime Millet (Sorbonne University, France; Lerity-ALCEN, Cergy, France), Adrien Cassagne (Sorbonne University, France), Nicolas Rambaux (Sorbonne University, France), and Lionel Lacassagne (Sorbonne University, France)</i>	

## Security

Real-Time Zero-Day Intrusion Detection System for Automotive Controller Area Network on FPGAs .....	139
<i>Shashwat Khandelwal (Reconfigurable Computing Systems Lab, Electronic &amp; Electrical Engineering, Ireland) and Shanker Shreejith (Reconfigurable Computing Systems Lab, Electronic &amp; Electrical Engineering, Ireland)</i>	
Resource-Constrained Encryption: Extending Ibex with a QARMA Hardware Accelerator .....	147
<i>Mathijs De Kremer (VU Amsterdam, The Netherlands), Marco Brohet (University of Amsterdam, The Netherlands), Subhadeep Banik (Università della Svizzera italiana, Switzerland), Roberto Avanzi (ARM Germany GmbH, Germany; University of Haifa, Israel), and Francesco Regazzoni (University of Amsterdam, The Netherlands; Università della Svizzera italiana, Switzerland)</i>	

## Hardware Acceleration

SieveMem: A Computation-in-Memory Architecture for Fast and Accurate Pre-Alignment .....	156
<i>Taha Shahroodi (Delft University of Technology, The Netherlands), Michael Miao (Delft University of Technology, The Netherlands), Mahdi Zahedi (Delft University of Technology, The Netherlands), Stephan Wong (Delft University of Technology, The Netherlands), and Said Hamdioui (Delft University of Technology, The Netherlands)</i>	
An FFT Accelerator Using Deeply-Coupled RISC-V Instruction Set Extension for Arbitrary Number of Points .....	165
<i>Shijie Jiang (South China University of Technology, China), Yi Zou (South China University of Technology, China), Hao Wang (South China University of Technology, China), and Wanwan Li (South China University of Technology, China)</i>	
FarSlayer: Turnkey Acceleration of Legacy Software on Commodity FPGA Cards .....	172
<i>Esmerald Aliaj (University of California, USA), Alberto Krone-Martins (University of California, USA), Joshua Garcia (University of California, USA), and Sang-Woo Jun (University of California, USA)</i>	
An Efficient Accelerator for Nonlinear Model Predictive Control .....	180
<i>Sergio A. Pertuz (Technische Universität Dresden, Germany), Ariel Podlubne (Technische Universität Dresden, Germany), and Diana Goehring (Technische Universität Dresden, Germany)</i>	

## Machine Learning II

Oikonomos: An Opportunistic, Deep-Learning, Resource-Recommendation System for Cloud HPC ....	188
<i>Jan-Harm Betting (Erasmus Medical Center, The Netherlands), Dimitrios Liakopoulos (University of Athens), Max Engelen (Erasmus Medical Center, The Netherlands), and Christos Strydis (Erasmus Medical Center, The Netherlands)</i>	
HLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesis .....	197
<i>Zhigang Wei (The University of Texas at Austin, United States), Aman Arora (The University of Texas at Austin, United States), Ruihao Li (The University of Texas at Austin, United States), and Lizy John (The University of Texas at Austin, United States)</i>	
AccMER: Accelerating Multi-Agent Experience Replay with Cache Locality-Aware Prioritization .....	205
<i>Kailash Gogineni (The George Washington University, USA), Yongsheng Mei (The George Washington University, USA), Tian Lan (The George Washington University, USA), Peng Wei (The George Washington University, USA), and Guru Venkataramani (The George Washington University, USA)</i>	
SimPyler: A Compiler-Based Simulation Framework for Machine Learning Accelerators .....	213
<i>Yannick Braatz (Robert Bosch Corporate Research, Germany), Dennis Sebastian Rieber (Robert Bosch Corporate Research, Germany), Taha Soliman (Robert Bosch Corporate Research, Germany), and Oliver Bringmann (Eberhard Karls Universität Tübingen, Germany)</i>	

**Author Index** ..... **221**