2023 IEEE 34th International Conference on Application-specific Systems, **Architectures and Processors** (ASAP 2023)

Porto, Portugal 19-21 July 2023



IEEE Catalog Number: CFP23063-POD

ISBN: 979-8-3503-4686-2

Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP23063-POD

 ISBN (Print-On-Demand):
 979-8-3503-4686-2

 ISBN (Online):
 979-8-3503-4685-5

ISSN: 2160-0511

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2023 IEEE 34th International Conference on Applicationspecific Systems, Architectures and Processors (ASAP)

ASAP 2023

Table of Contents

Preface	xi
Message from the Chairs	xii
Organizing Committee	xiv
Steering Committee	xv
Program Committee	xvi
Sub-Reviewers	
Sponsors, Supporter, and Contributing Organizations	xix
Keynotes	xxi
Nominated for Best Paper Award and Poster Pitches	
A Novel FPGA-Based Circuit Simulator for Accelerating Reinforcement Learning-Based Design of Power Converters	1
Enhancing RISC-V Vector Extension for Efficient Application of Post-Quantum Cryptography Yifan Zhao (Fudan University), Honglin Kuang (Fudan University), Yi Sun (Fudan University), Zhen Yang (Fudan University), Chen Chen (The T-Head Division, Alibaba Cloud, China), Jianyi Meng (The T-Head Division, Alibaba Cloud, China), and Jun Han (Fudan University)	10
SONA: An Accelerator for Transform-Domain Neural Networks with Sparse-Orthogonal Weights Pierre Abillama (University of Michigan, USA), Zichen Fan (University of Michigan, USA), Yu Chen (University of Michigan, USA), Hyochan An (University of Michigan, USA), Qirui Zhang (University of Michigan, USA), Seungkyu Choi (University of Michigan, USA), David Blaauw (University of Michigan, USA), Dennis Sylvester (University of Michigan, USA), and Hun-Seok Kim (University of Michigan, USA)	s . 18

COIN: Combinational Intelligent Networks [Poster paper]
A Heterogeneous Computer Architecture Accelerating Reinforcement Learning-Based Design for Silicon Photonic Devices [Poster paper]
Audio DSP to FPGA Compilation [Poster paper]
Security and Arithmetic
MAYALOK: A Cyber-Deception Hardware Using Runtime Instruction Infusion
A Suite of Division Algorithms for Posit Arithmetic [Short paper]
Machine Learning I
PreCog: Near-Storage Accelerator for Heterogeneous CNN Inference 45 Jiyoung An (University of California, USA), Esmerald Aliaj (University of California, USA), and Sang-Woo Jun (University of California, USA)
iKnowFirst: An Efficient DPU-Assisted Compaction for LSM-Tree-Based Key-Value Stores

Exploiting Subword Permutations to Maximize CNN Compute Performance and Efficiency
Efficient 1D Grouped Convolution For PyTorch A Case Study: Fast On-Device Fine-Tuning For SqueezeBERT 69 S. H. Mozafari (McGill University, Canada), J. J. Clark (McGill University, Canada), W. J. Gross (McGill University, Canada), and B. H. Meyer (McGill University, Canada)
Tools, Simulation and Test
FAWS: FPGA Acceleration of Large-Scale Wave Simulations
Boomerang: Physical-Aware Design Space Exploration Framework on RISC-V SonicBOOM Microarchitecture
Yen-Fu Liu (National Taiwan University, Taiwan), Chou-Ying Hsieh (National Taiwan University, Taiwan), and Sy-Yen Kuo (National Taiwan University, Taiwan)
Supporting RISC-V Performance Counters Through Linux Performance Analysis Tools
Co-Design of Algorithm and FPGA Accelerator for Conditional Independence Test

Computer Vision

FieldHAR: A Fully Integrated End-to-End RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
FMM-X3D: FPGA-Based Modeling and Mapping of X3D for Human Action Recognition
GPU Acceleration of Multi-Object Tracking with Motion Vector Interpolation and Affine Transformation
Real-Time and Approximate Iterative Optical Flow Implementation on Low-Power Embedded CPUs [Short paper]
Security
Real-Time Zero-Day Intrusion Detection System for Automotive Controller Area Network on FPGAs
Resource-Constrained Encryption: Extending Ibex with a QARMA Hardware Accelerator

Hardware Acceleration

SieveMem: A Computation-in-Memory Architecture for Fast and Accurate Pre-Alignment Taha Shahroodi (Delft University of Technology, The Netherlands), Michael Miao (Delft University of Technology, The Netherlands), Mahdi Zahedi (Delft University of Technology, The Netherlands), Stephan Wong (Delft University of Technology, The Netherlands), and Said Hamdioui (Delft University of Technology, The Netherlands)	156
An FFT Accelerator Using Deeply-Coupled RISC-V Instruction Set Extension for Arbitrary Number of Points	165
FarSlayer: Turnkey Acceleration of Legacy Software on Commodity FPGA Cards	172
An Efficient Accelerator for Nonlinear Model Predictive Control	180
Machine Learning II	
Oikonomos: An Opportunistic, Deep-Learning, Resource-Recommendation System for Cloud HF 188 Jan-Harm Betting (Erasmus Medical Center, The Netherlands), Dimitrios Liakopoulos (University of Athens), Max Engelen (Erasmus Medical Center, The Netherlands), and Christos Strydis (Erasmus Medical Center, The Netherlands)	'C
HLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesis Zhigang Wei (The University of Texas at Austin, United States), Aman Arora (The University of Texas at Austin, United States), Ruihao Li (The University of Texas at Austin, United States), and Lizy John (The University of Texas at Austin, United States)	197
AccMER: Accelerating Multi-Agent Experience Replay with Cache Locality-Aware Prioritization	205
SimPyler: A Compiler-Based Simulation Framework for Machine Learning Accelerators	213

author Index
uthor Index