

2023 IEEE International Test Conference (ITC 2023)

**Anaheim, California, USA
7-15 October 2023**



**IEEE Catalog Number: CFP23ITC-POD
ISBN: 979-8-3503-4359-5**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23ITC-POD
ISBN (Print-On-Demand):	979-8-3503-4359-5
ISBN (Online):	979-8-3503-4325-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2023 IEEE International Test Conference (ITC) **ITC 2023**

Table of Contents

Welcome Message	xiii
Program Committee	xiv
Steering Committee	xvi
Technical Paper Evaluation and Selection Process	xviii
Sponsors and Supporters	xx

Industrial Practices (Long Papers)

A New Framework for RTL Test Points Insertion Facilitating a "Shift-Left DFT" Strategy	1
<i>Hiroyuki Iwata (Renesas Electronics Corporation, Japan), Yoichi Maeda (Renesas Electronics Corporation, Japan), Jun Matsushima (Renesas Electronics Corporation, Japan), Oussama Laouamri (Siemens Digital Industries Software, Oregon), Naveen Khanna (Siemens Digital Industries Software, India), Jeff Mayer (Siemens Digital Industries Software, Oregon), and Nilanjan Mukherjee (Siemens Digital Industries Software, Oregon)</i>	
A Case Study on IEEE 1838 Compliant Multi-Die 3DIC DFT Implementation	11
<i>Anshuman Chandra (TSMC, USA), Moiz Khan (TSMC, USA), Ankita Patidar (TSMC, USA), Fumiaki Takashima (Yokohama, Japan), Sandeep Kumar Goel (TSMC, USA), Bharath Shankaranarayanan (Synopsys, USA), Vuong Nguyen (Synopsys, USA), Vistrita Tyagi (Bengaluru, India), and Manish Arora (Burnaby, Canada)</i>	
New Algorithm for Fast and Accurate Linearity Testing of High-Resolution SAR ADCs	21
<i>Aswin R (Texas Instruments, India)</i>	

Analog

Improving Angle Of Arrival Estimation Accuracy for mm-Wave Radars	30
<i>Ferhat Can Ataman (Arizona State University, AZ, USA), Chethan Kumar Y.B. (Texas Instruments, India), Sandeep Rao (Texas Instruments, India), and Sule Ozev (Arizona State University, AZ, USA)</i>	
OATT: Outlier Oriented Alternative Testing and Post-Manufacture Tuning of Mixed-Signal/RF Circuits and Systems	37
<i>Suhasini Komarraju (Georgia Institute of Technology, USA), Akhil Tammana (Georgia Institute of Technology, USA), Chandramouli N Amarnath (Georgia Institute of Technology, USA), and Abhijit Chatterjee (Georgia Institute of Technology, USA)</i>	

Low Distortion Sinusoidal Signal Generator with Harmonics Cancellation Using Two Types of Digital Predistortion	47
<i>Keno Sato (ROHM Semiconductor, Japan), Takayuki Nakatani (Gunma University, Japan), Takashi Ishida (ROHM Semiconductor, Japan), Toshiyuki Okamoto (ROHM Semiconductor, Japan), Tamotsu Ichikawa (ROHM Semiconductor, Japan), Shogo Katayama (Gunma University, Japan), Daisuke Iimori (Gunma University, Japan), Misaki Takagi (Gunma University, Japan), Yujie Zhao (Gunma University, Japan), Shuhei Yamamoto (Gunma University, Japan), Anna Kuwana (Gunma University, Japan), Kentaroh Katoh (Gunma University, Japan), Kazumi Hatayama (Gunma University, Japan), and Haruo Kobayashi (Gunma University, Japan)</i>	

Industrial Practices (Short Papers)

Maximizing Stress Coverage by Novel DFT Techniques and Relaxed Timing Closure	56
<i>Arani Sinha (Intel Corporation), Glenn Colon-Bonet (Intel Corporation), Michael Fahy (Intel Corporation), Pankaj Pant (Intel Corporation), Haijing Mao (Intel Corporation), and Akhilesh Shukla (Intel Corporation)</i>	
Novel Methodology to Optimize TAT and Resource Utilization for ATPG Simulations for Large SoCs	60
<i>Kongala Sudhakar (Cadence Design Systems, India), Anuj Gupta (Cadence Design Systems, India), Yash Walia (Cadence Design Systems, India), and Sahil Jain (Cadence Design Systems, India)</i>	
Global Control Signal Defect Diagnosis in Volume Production Environment	65
<i>Szczepan Urban (Siemens EDA, Poland), Piotr Zimnowlodzki (Siemens EDA, Poland), Manish Sharma (Siemens EDA, USA), Shraddha Bodhe (Advanced Micro Devices, Inc., USA), John Schulze (Advanced Micro Devices, Inc., USA), Abdullah Yassine (Advanced Micro Devices, Inc., USA), and Adam Styblinski (Advanced Micro Devices, Inc., USA)</i>	
Method for Diagnosing Channel Damage Using FPGA Transceiver	71
<i>Seongkwan Lee (Samsung Electronics, South Korea), Jun Yeon Won (Samsung Electronics, South Korea), Cheolmin Park (Samsung Electronics, South Korea), Minho Kang (Samsung Electronics, South Korea), and Jaemoo Choi (Samsung Electronics, South Korea)</i>	
Method for Adjusting Termination Resistance Using PMU in DC Test	77
<i>Seongkwan Lee (Samsung Electronics, South Korea), Minho Kang (Samsung Electronics, South Korea), Cheolmin Park (Samsung Electronics, South Korea), Jun Yeon Won (Samsung Electronics, South Korea), and Jaemoo Choi (Samsung Electronics, South Korea)</i>	
Transitioning eMRAM from Pilot Project to Volume Production	82
<i>Cyrille Dray (Arm Sophia Antipolis, France), Khushal Gelda (Bengaluru, India), Benoit Nadeau-Dostie (Siemens, Canada), Wei Zou (Wilsonville, USA), Luc Romain (Siemens, Canada), Jongsin Yun (Wilsonville, USA), Harshitha Kodali (Wilsonville, USA), Lori Schramm (Atlanta, USA), and Martin Keim (Orlando, USA)</i>	

Yield, Delay Test and More (Short Papers)

Algorithmic Read Resistance Trim for Improving Yield and Reducing Test Time in MRAM	87
<i>Daehyun Chang (Samsung Foundry, Korea), Youngdae Kim (Samsung Foundry, Korea), Suksoo Pyo (Samsung Foundry, Korea), Shin Hun (Samsung Foundry, Korea), Daesop Lee (Samsung Electornics, Korea), Sohee Hwang (Samsung Foundry, Korea), Jaesik Choi (Samsung Foundry, Korea), and Siwoong Kim (Samsung Foundry, Korea)</i>	
Machine-Learning Driven Sensor Data Analytics for Yield Enhancement of Wafer Probing	93
<i>Nadun Sinhabahu (NXP Semiconductors Taiwan Ltd., Taiwan), Katherine Shu-Min Li (National Sun Yat-Sen University, Taiwan), Sying-Jyan Wang (National Chung Hsing University, Taiwan), J.R Wang (NXP Semiconductors Taiwan Ltd., Taiwan), and Matt Ho (NXP Semiconductors Taiwan Ltd., Taiwan)</i>	
Domain-Specific Machine Learning Based Minimum Operating Voltage Prediction Using On-Chip Monitor Data	99
<i>Yuxuan Yin (University of California, USA), Rebecca Chen (NXP semiconductors, USA), Chen He (NXP semiconductors, USA), and Peng Li (University of California, USA)</i>	
Compaction of Functional Broadside Tests for Path Delay Faults using Clusters of Propagation Lines	105
<i>Irith Pomeranz (Purdue University, USA)</i>	
Robust Pattern Generation for Small Delay Faults Under Process Variations	111
<i>Hanieh Jafarzadeh (University of Stuttgart, Germany), Florian Klemme (University of Stuttgart, Germany), Jan Dennis Reimer (University of Paderborn, Germany), Zahra Paria Najafi-Haghi (University of Stuttgart, Germany), Hussam Amrouch (University of Stuttgart, Germany; Technical University of Munich, Germany), Sybille Hellebrand (University of Paderborn, Germany), and Hans-Joachim Wunderlich (University of Stuttgart, Germany)</i>	
Logic Test Vehicles for High Resolution Diagnosis of Systematic FEOL/MEOL Yield Detractors.....	117
<i>Yinxuan Lyu (HiSilicon Technologies Co., Ltd, China), Liangliang Yu (HiSilicon Technologies Co., Ltd, China), Pengju Li (HiSilicon Technologies Co., Ltd, China), and Junlin Huang (HiSilicon Technologies Co., Ltd, China)</i>	

AI 1

IEA-Plot: Conducting Wafer-Based Data Analytics Through Chat	122
<i>Matthew Dupree (University of California, USA), Min Jian Yang (University of California, USA), Yueling Jenny Zeng (University of California, USA), and Li-C. Wang (University of California, USA)</i>	

Improving Efficiency and Robustness of Gaussian Process Based Outlier Detection via Ensemble Learning	132
<i>Makoto Eiki (Sony Semiconductor Manufacturing Corporation, Japan; Nara Institute of Science and Technology, Japan), Tomoki Nakamura (Sony Semiconductor Manufacturing Corporation, Japan), Masuo Kajiyama (Sony Semiconductor Manufacturing Corporation, Japan), Michiko Inoue (Nara Institute of Science and Technology, Japan), Takashi Sato (Kyoto University, Japan), and Michihiro Shintani (Kyoto Institute of Technology, Japan)</i>	
Recognizing Wafer Map Patterns Using Semi-Supervised Contrastive Learning with Optimized Latent Representation Learning and Data Augmentation	141
<i>Zihu Wang (University of California, CA, USA), Hanbin Hu (University of California, CA, USA), Chen He (NXP semiconductors, Austin, USA), and Peng Li (University of California, CA, USA)</i>	

Emerging 1

Wafer-Scale Electrical Characterization of Silicon Quantum Dots from Room to Low Temperatures	151
<i>Francesco Lorenzelli (IMEC, Belgium; KU Leuven, Belgium), Asser Elsayed (IMEC, Belgium; KU Leuven, Belgium), Clement Godfrin (IMEC, Belgium), Alexander Grill (IMEC, Belgium), Stefan Kubicek (IMEC, Belgium), Ruoyu Li (IMEC, Belgium), Michele Stucchi (IMEC, Belgium), Danny Wan (IMEC, Belgium), Kristiaan De Greve (IMEC, Belgium; KU Leuven, Belgium), Erik Jan Marinissen (IMEC, Belgium; TU Eindhoven, Belgium), and Georges Gielen (KU Leuven, Belgium; IMEC, Belgium)</i>	
GPU-Based Concurrent Static Learning	159
<i>Huaxiao Liang (Shantou University, China), Xiaoze Lin (Shantou University, China; Pengcheng Laboratory, China; Chinese Academy of Sciences, China), Liyang Lai (Shantou University, China), Naixing Wang (Hisilicon Technologies Co., Ltd., China), Yu Huang (Hisilicon Technologies Co., Ltd., China), Fei Yang (Hisilicon Technologies Co., Ltd., China), and Yuxin Yang (Hisilicon Technologies Co., Ltd., China)</i>	
Biochip-PUF: Physically Unclonable Function for Microfluidic Biochips	166
<i>Navajit Singh Baban (New York University Abu Dhabi, UAE), Ajymurat Orozaliev (New York University Abu Dhabi, UAE), Yong-Ak Song (New York University Abu Dhabi, UAE), Urbi Chatterjee (Indian Institute of Technology Kanpur, India), Sankalp Bose (Indian Institute of Technology Kharagpur, India), Sukanta Bhattacharjee (Indian Institute of Technology Guwahati, India), Ramesh Karri (New York University, USA), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	

TTTC PhD Competition

Understanding and Improving GPUs' Reliability Combining Beam Experiments with Fault Simulation	176
<i>Fernando Fernandes dos Santos (Federal University of Rio Grande do Sul, Brazil; Univ Rennes INRIA, France), Luigi Carro (Federal University of Rio Grande do Sul, Brazil), and Paolo Rech (Federal University of Rio Grande do Sul, Brazil; University of Trento, Italy)</i>	

A Full-Stack Approach for Side-Channel Secure ML Hardware	186
<i>Anuj Dubey (North Carolina State University, Raleigh) and Aydin Aysu (North Carolina State University, Raleigh)</i>	
Towards Robust Deep Neural Networks Against Design-time and Run-time Failures	196
<i>Yu Li (Harbin Institute of Technology (Shen Zhen)) and Qiang Xu (The Chinese University of Hong Kong)</i>	

AI 2

High-Speed, Low-Storage Power and Thermal Predictions for ATPG Test Patterns	206
<i>Zhe-Jia Liang (National Taiwan University, Taiwan), Yu-Tsung Wu (National Taiwan University, Taiwan), Yun-Feng Yang (Taiwan University, Taiwan), James Chien-Mo Li (National Taiwan University, Taiwan), Norman Chang (Ansys Inc., USA), Akhilesh Kumar (Ansys Inc., USA), and Ying-Shiun Li (Ansys Inc., USA)</i>	
Scan Cell Segmentation Based on Reinforcement Learning for Power-Safe Testing of Monolithic 3D ICs	216
<i>Shao-Chun Hung (Duke University), Arjun Chaudhuri (NVIDIA Corporation), Sanmitra Banerjee (NVIDIA Corporation), and Krishnendu Chakrabarty (Arizona State University)</i>	
Improving Productivity and Efficiency of SSD Manufacturing Self-Test Process by Learning-Based Proactive Defect Prediction	226
<i>Yunfei Gu (Shanghai Jiao Tong University, China), Xingyu Wang (Shanghai Jiao Tong University, China), Zixiao Chen (Shanghai Jiao Tong University, China), Chentao Wu (Shanghai Jiao Tong University, China), Xinfei Guo (Shanghai Jiao Tong University, China), Jie Li (Shanghai Jiao Tong University, China), Minyi Guo (Shanghai Jiao Tong University, China), Song Wu (Beijing Memblaze Technology Co., Ltd., China), Rong Yuan (Beijing Memblaze Technology Co., Ltd., China), Taile Zhang (Beijing Memblaze Technology Co., Ltd., China), Yawen Zhang (Huawei Technologies Co., Ltd., China), and Haoran Cai (Huawei Technologies Co., Ltd., China)</i>	

Emerging 2

Magnetic Coupling Based Test Development for Contact and Interconnect Defects in STT-MRAMs	236
<i>S. Yuan (TU Delft, The Netherlands; CognitiveIC, The Netherlands), Z. Zhang (TU Delft, The Netherlands), M. Fieback (TU Delft, The Netherlands), H. Xun (TU Delft, The Netherlands), E. J. Marinissen (IMEC, Belgium), G. S. Kar (IMEC, Belgium), S. Rao (IMEC, Belgium), S. Couet (IMEC, Belgium), M. Taoui (TU Delft, The Netherlands; CognitiveIC, The Netherlands), and S. Hamdioui (TU Delft, The Netherlands; CognitiveIC, The Netherlands)</i>	
Device-Aware Test for Ion Depletion Defects in RRAMs	246
<i>Hanzhi Xun (TU Delft, The Netherlands), Sicong Yuan (TU Delft, The Netherlands), Moritz Fieback (TU Delft, The Netherlands), Hassen Aziza (Aix-Marseille University, France), Mottaqiallah Taouil (TU Delft, The Netherlands; CognitiveIC, The Netherlands), and Said Hamdioui (TU Delft, The Netherlands; CognitiveIC, The Netherlands)</i>	

Analysis and Characterization of Defects in FeFETs	256
<i>Dhruv Thapar (Duke University, USA), Simon Thomann (Technical University of Munich, Germany), Arjun Chaudhuri (Duke University, USA), Hussam Amrouch (Technical University of Munich, Germany), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	

Automotive

Enhanced ML-Based Approach for Functional Safety Improvement in Automotive AMS Circuits ..	266
<i>Ayush Arunachalam (University of Texas at Dallas), Sanjay Das (University of Texas at Dallas), Monikka Rajan (University of Texas at Dallas), Fei Su (Intel Corporation), Xiankun Jin (NXP Semiconductors), Suvadeep Banerjee (Intel Corporation), Arnab Raha (Intel Corporation), Suriyaprakash Natarajan (Intel Corporation), and Kanad Basu (University of Texas at Dallas)</i>	
Preventing Single-Event Double-Node Upsets by Engineering Change Order in Latch Designs	276
<i>Sam M.-H. Hsiao (Nat'l Yang Ming Chiao Tung University, Taiwan), Amy H.-Y. Tsai (Nat'l Yang Ming Chiao Tung University, Taiwan), Lowry P.-T. Wang (Nat'l Yang Ming Chiao Tung University, Taiwan), Aaron C.-W. Liang (Nat'l Yang Ming Chiao Tung University, Taiwan), Charles H.-P. Wen (Nat'l Yang Ming Chiao Tung University, Taiwan), and Herming Chiueh (Nat'l Yang Ming Chiao Tung University, Taiwan)</i>	
Measuring Non-Redundant VIA Test-Coverage for Automotive Designs in Lower Process Nodes .	286
<i>Saidapet Ramesh (NXP Semiconductors, USA), Rahul Kalyan (NXP Semiconductors, USA), Jesse Yanez (NXP Semiconductors, USA), Andreas Glowatz (Siemens Digital Industries Software, Germany), Maija Ryyänen (Siemens Digital Industries Software, Germany), and Sergej Schwarz (Siemens Digital Industries Software, Germany)</i>	

Post Silicon 1

Diagnosis of Systematic Delay Failures through Subset Relationship Analysis	293
<i>Bing-Han Hsieh (National Taiwan University, Taiwan), Yun-Sheng Liu (National Taiwan University, Taiwan), James Chien-Mo Li (National Taiwan University, Taiwan), Chris Nigh (Qualcomm Technologies, Inc., USA), Mason Chern (Qualcomm Semiconductor Limited, Taiwan), and Gaurav Bhargava (Qualcomm India Private Limited)</i>	
Predicting the Resolution of Scan Diagnosis	303
<i>Manoj Devendhiran (Intel, USA), Jakub Janicki (Siemens EDA, Poland), Szczepan Urban (Siemens EDA, Poland), Manish Sharma (Siemens EDA, USA), and Jayant D'Souza (Siemens EDA, USA)</i>	
Predictor BIST: An "All-in-One" Optical Test Solution for CMOS Image Sensors	310
<i>Lefeve Julia (STMicroelectronics, France; University of Montpellier, France), Debaud Philippe (STMicroelectronics, France), Girard Patrick (University of Montpellier, France), and Virazel Arnaud (University of Montpellier, France)</i>	

Security

ARC-FSM-G: Automatic Security Rule Checking for Finite State Machine at the Netlist Abstraction	320
<i>Rasheed Kibria (University of Florida, USA), Farimah Farahmandi (University of Florida, USA), and Mark Tehranipoor (University of Florida, USA)</i>	
Laser Fault Injection Vulnerability Assessment and Mitigation with Case Study on PG-TVD Logic Cells	330
<i>Ryan Holzhausen (University of Florida, USA), Tasnuva Farheen (University of Florida, USA), Morgan Thomas (University of Florida, USA), Nima Maghari (University of Florida, USA), and Domenic Forte (University of Florida, USA)</i>	
Simply-Track-And-Refresh: Efficient and Scalable Rowhammer Mitigation	340
<i>Eduardo Ortega (Duke University, USA), Tyler Bletsch (Duke University, USA), Biresh Joardar (University of Houston, USA), Jonti Talukdar (Duke University, USA), Woohyun Paik (Duke University, USA), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	

Post Silicon 2

Low Cost Production Scan Chain Test for Compression Based Designs	350
<i>Bharath Nandakumar (Cadence Design Systems, India) and Sameer Chillarige (Cadence Design Systems, India)</i>	
Enhancing Good-Die-in-Bad-Neighborhood Methodology with Wafer-Level Defect Pattern Information	357
<i>Ching-Min Liu (National Yang Ming Chiao Tung University, Taiwan), Chia-Heng Yen (National Yang Ming Chiao Tung University, Taiwan), Shu-Wen Lee (National Yang Ming Chiao Tung University, Taiwan), Kai-Chiang Wu (National Yang Ming Chiao Tung University, Taiwan), and Mango Chao (National Yang Ming Chiao Tung University, Taiwan)</i>	
Enabling In-Field Parametric Testing for RISC-V Cores	367
<i>S. Maryam Ghasemi (Karlsruhe Institute of Technology (KIT), Germany), Sergej Meschkov (Karlsruhe Institute of Technology (KIT), Germany), Jonas Krautter (Karlsruhe Institute of Technology (KIT), Germany), Dennis R.E. Gnad (Karlsruhe Institute of Technology (KIT), Germany), and Mehdi B. Tahoori (Karlsruhe Institute of Technology (KIT), Germany)</i>	

SLM Workshop

Estimating the Failures and Silent Errors Rates of CPUs Across ISAs and Microarchitectures.....	377
<i>Dimitris Gizopoulos (University of Athens), George Papadimitriou (University of Athens), and Odysseas Chatzopoulos (University of Athens)</i>	
Utilizing ECC Analytics to Improve Memory Lifecycle Management	383
<i>Costas Argyrides (AMD), Grigor Tshagharyan (Synopsys), Gurgen Harutyunyan (Synopsys), and Yeroant Zorian (Synopsys)</i>	

ART Workshop

SLM Subsystem for Automotive SoC: Case Study on Path Margin Monitor	388
<i>Kranthi Kandula (Synopsys), Ramalingam Kolisetti (Synopsys), Grigor Tshagharyan (Synopsys), Gurgen Harutyunyan (Synopsys), and Yervant Zorian (Synopsys)</i>	
Author Index	393