

2023 20th International SoC Design Conference (ISOCC 2023)

**Jeju, South Korea
25 – 28 October 2023**



**IEEE Catalog Number: CFP2369E-POD
ISBN: 979-8-3503-2704-5**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.


****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2369E-POD
ISBN (Print-On-Demand):	979-8-3503-2704-5
ISBN (Online):	979-8-3503-2703-8
ISSN:	2163-9612

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

**ET 1****Emerging Technologies for Advanced Computing**

Chair: Youngsun Han (Pukyong National University, Korea)

11:10~12:25, THURSDAY_OCTOBER 26, 2023

Grand Ballroom2 (2F)

- | | |
|----------------------------|--|
| ET1-1 (140)
11:10-11:25 | A Smith-Waterman Hardware Accelerator Design using Sliding Window for Genomic Sequence Alignment...1

Junhyuk Baik, Donghui Lee, and Yongtae Kim

<i>Kyungpook National University, Korea</i> |
| ET1-2 (91)
11:25-11:40 | Cryogenic Characterization of 40nm CMOS for Quantum Control Applications...3

Aarthi Mani, Victor Leong, and Anh Tuan Do

<i>Agency for Science, Technology & Research (A*STAR), Singapore</i> |
| ET1-3 (102)
11:40-11:55 | Embedded Solutions for IoT Based Automated Drug Infusion Device...5

Chiang Liang Kok, Zheng Yuan Loo, and Jian Ping Chai

<i>The University of Newcastle, Australia</i> |
| ET1-4 (142)
11:55-12:10 | Enhancing Stochastic Computing using a Novel Hybrid Random Number Generator Integrating LFSR and Halton Sequence...7

Donghui Lee, Junhyuk Baik, and Yongtae Kim

<i>Kyungpook National University, Korea</i> |
| ET1-5 (184)
12:10-12:25 | Improved Accuracy of Stochastic Accumulator Using Low-Cost Bitonic Sorter...9

Jaeeun Jeong, Jungeun Park, and Woong Choi

<i>Sookmyung Women's University, Korea</i> |

AC 1

Analog Circuits 1

Chair: Jeongwook Koh (Renesas Electronics, Germany)

11:10~12:25, THURSDAY_OCTOBER 26, 2023

Grand Ballroom3 (2F)

- | | |
|----------------------------|--|
| AC1-1 (32)
11:10-11:25 | A COT-based Highly Efficient Hybrid 3-Level Buck Converter for Next-Generation Memory Module Designs...11
Ji Won Kim ^{1,2} , Jeong Seop Lee ^{1,2} , and Kang Yoon Lee ¹
¹ <i>Sungkyunkwan University, Korea</i>
² <i>Samsung Electronics Co., Ltd, Korea</i> |
| AC1-2 (72)
11:25-11:40 | 4-ch 25-Gb/s Small and Low-power VCSEL Driver Circuit with Unbalanced CML in 65-nm CMOS...13
Daisuke Ito ¹ , Yasuhiro Takahashi ¹ , Makoto Nakamura ¹ , Toshiyuki Inoue ² , Akira Tsuchiya ² , and Keiji Kishine ²
¹ <i>Gifu University, Japan</i>
² <i>University of Shiga Prefecture, Japan</i> |
| AC1-3 (103)
11:40-11:55 | An EEG Analog Front-End Unit for Wearable Applications Implemented in 28nm FD-SOI...15
Zayyir Ulric Cornelio, Paolo Resurreccion, Maria Theresa de Leon, Marc Rosales, and John Richard Hizon
<i>Electrical and Electronics Engineering Institute University of the Philippines Diliman, Philippines</i> |
| AC1-4 (119)
11:55-12:10 | A 94.3 % Peak Power Efficiency Time-Based Buck Converter Using Pulse-Phase-Shift Modes with An Intrinsic Window for Transient Enhancement...17
Tsung-Wen Sun ¹ , Chu-En Hsia ¹ , Tsung-Heng Tsai ² , and Chia-Chan Chang ¹
¹ <i>National Chung Cheng University, Taiwan</i>
² <i>National Yang Ming Chiao Tung University, Taiwan</i> |
| AC1-5 (189)
12:10-12:25 | A Digital LDO with Adaptive Loop Control and Reset-Voltage Optimization for Comparator...19
Gwangmyeong An ¹ , Juneho Yoon ² , Taeho Kim ¹ , Hyunsu Jang ¹ , Myeongju Park ¹ , Bongsu Kim ¹ , Jongchan An ¹ , and Junyoung Song ¹
¹ <i>Incheon National University, Korea</i>
² <i>Bellarmino College Preparatory, USA</i> |

DCAS1**Memory Circuits and Systems***Chair: Min-Jae Seo (Gachon University, Korea)***11:10~12:25, THURSDAY_OCTOBER 26, 2023****Grand Ballroom4 (2F)****DCAS1-1 (105)****11:10-11:25****A PRAM-based PIM Macro Using the Gilbert Multiplier-based Active Feedback and Input-aware SAR ADC...21**Seongyeon Yu¹, Namwook Hur², Wansun Kim³, Mann-Ho Cho³, Hyunchul Sohn³, Joonki Suh², Hongsik Jeong², and Jong-Hyeok Yoon¹¹*Daegu Gyeongbuk Institute of Science & Technology(DGIST), Korea*²*Ulsan National Institute of Science & Technology (UNIST), Korea*³*Yonsei University, Korea***DCAS1-2 (23)****11:25-11:40****An Automatic Offset Compensation Sense Amplifier Featuring High Readout Reliability for SRAM...23**Shurun Li¹, Jie Liang¹, and Liuyang Zhang²¹*Shanghai University, China*²*Southern University of Science and Technology, China***DCAS1-3 (14)****11:40-11:55****A Small Area Cyclic Vernier Delay Line TDC Based ADDLL using Linear Delay Inverter...25**

Man-Jae Yang, Goen Hoe Kim, and Kang-Yoon Lee

*Sungkyunkwan University, Korea***DCAS1-4 (6)****11:55-12:10****Time Controlled Pre-Emphasis Circuit for Broadband Frequency Operation up to 3.6 Gbps...27**JunHa Lee^{1, 2}, and Kang-Yoon Lee¹¹*Sungkyunkwan University, Korea*²*Samsung Electronics, Korea***DCAS1-5 (156)****12:10-12:25****Alert Refresh System for Mitigating RowHammer...29**

Nayeon Kim, Kwangrae Kim, Ki-Seok Chung

Hanyang University, Korea

ET 2

Emerging Technologies for Circuits and Systems

Chair: Yongtae Kim (Kyungpook National University, Korea)

13:30~14:45, THURSDAY_OCTOBER 26, 2023

Grand Ballroom2 (2F)

ET2-1 (65)

13:30-13:45

A Pixel Driver Design Technique to Obtain a High-Quality Depth Map in Indirect Time-of-Flight Sensors...31

Jeongeun Song^{1,2}, Sunyoung Lee¹, Minseok Shin¹, Ohjun Kwon¹, Hansang Kim¹, Yujin Park¹, Gyubeom Hwang¹, Hyekyoung Jung¹, Hoesam Jeong¹, Changrock Song¹, Woo-Seok Choi²

¹SK Hynix Inc., Korea

²Seoul National University, Korea

ET2-2 (135)

13:45-14:00

A GaN Driver IC With a TDC-Based Dead-Time Controller For GaN DC-DC Buck Converters...33

Yongseung Lee, Donghun Kim, and Jongsun Kim

Hongik University, Seoul, Korea

ET2-3 (162)

14:00-14:15

A Neural Stimulator IC with Dynamic Voltage Scaling Supply and Energy Recycling for Cochlear Implant in Standard 180nm CMOS Process...35

Kim-Hoang Nguyen¹, Quyet Nguyen², Quynh-Trang Nguyen², Thanh-Tung Vu², Woojin Ahn¹, Loan Pham-Nguyen², and Minkyu Je¹

¹Korea Advanced Institute of Science and Technology(KAIST), Korea

²Hanoi University of Science and Technology, Vietnam

ET2-4 (191)

14:15-14:30

A Dynamic Power Transistor-Based CL-LDO with Wide Load Range and -53 dB PSRR Improvement...37

Yunam Jin, Ayeon Gwon, Minseo Kim, Jiwoo Noh, Woong Choi, and Junwon Jeong

Sookmyung Women's University, Korea

ET2-5 (202)

14:30-14:45

High Bandwidth Efficiency FPGA-based Underwater Acoustic Transceiver with Adaptive-SFDR DDFS...39

Tzung-Je Lee^{1,2}, Hung-Hsiang Chang², and Chien-Hsiang Chao²

¹IEEE

²National Sun Yat-Sen University, Taiwan

AC 2

Analog Circuits 2

Chair: Junwon Jeong (Sookmyung Women's University, Korea)

13:30~14:45, THURSDAY_OCTOBER 26, 2023

Grand Ballroom3 (2F)

AC2-1 (19)

13:30-13:45

Experimental Verification of Slow-Scale Oscillation in DC-DC Converter with Photovoltaic Module...41

Daiki Hozumi¹, Shota Uchino³, Takuji Kousaka², and Hiroyuki Asahara¹

¹Okayama University of Science, Japan

²Chukyo University, Japan

³Anan National College of Technology, Japan

AC2-2 (86)

13:45-14:00

10 Gb/s Energy-efficient Optical Transceiver using 1060 nm HCG MEMS-tunable VCSEL in 28 nm FD-SOI Technology...43

Christian A. Cortes, Jan Paolo S. Cortez, Juhaina Angela Q. Custodia, Kevin Mathew D. Reyes, Mariane D. Sta. Barbara, Maria Theresa G. de Leon, John Richard E. Hizon, and Marc D. Rosales
Electrical and Electronics Engineering Institute University of the Philippines Diliman, Philippines

AC2-3 (107)

14:00-14:15

A picowatt CMOS voltage reference with 0.046 %/V line sensitivity for a low-power IoT system...45

Hyeongjun Kim, Taegun Yim, Choongkeun Lee, and Hongil Yoon
Yonsei University, Korea

AC2-4 (148)

14:15-14:30

Soft Actor-Critic Reinforcement Learning-Based Optimization for Analog Circuit Sizing...47

Sejin Park, Youngchang Choi, and Seokhyeong Kang
Pohang University of Science and Technology(POSTECH), Korea

AC2-5 (199)

14:30-14:45

Temperature Sensor with 292.3 nA/oC Sensitivity Using Double Current Subtraction...49

Tzung-Je Lee^{1,2}, and Yin-Wen Lo²

¹IEEE

²National Sun Yat-Sen University, Taiwan

DCAS2

Hardware Security Circuits

Chair: Kyuho Lee (Ulsan National Institute of Science & Technology(UNIST), Korea)

13:30~14:45, THURSDAY_OCTOBER 26, 2023

Grand Ballroom4 (2F)

- | | |
|------------------------------|---|
| DCAS2-1 (183)
13:30-13:45 | Crosstalk-Based Hardware Trojan In Low Power Designs...51
Yogesh Verma, and Mattis Hasler
<i>Barkhausen Institut, Germany</i> |
| DCAS2-2 (167)
13:45-14:00 | Trust-minimized Integration of Third-Party Intellectual Property Cores...53
Friedrich Pauls, Sebastian Haas, and Mattis Hasler
<i>Barkhausen Institut, Germany</i> |
| DCAS2-3 (187)
14:00-14:15 | Implicit Hardware Trojan: Principles and Enabling Methods...55
Nilanjana Das, Mattis Hasler, and Sebastian Haas
<i>Barkhausen Institut, Germany</i> |
| DCAS2-4 (35)
14:15-14:30 | Investigation for Impact of Environmental Noise on Power Analysis Attacks...57
Ryoma Katsube, and Tomoaki Ukezono
<i>Fukuoka University, Japan</i> |
| DCAS2-5 (155)
14:30-14:45 | Unified Hardware Solution for AES-GCM and Optimized AES-GCM-SIV...N/A
Joonseok Kim, Eunji Kwon, and Seokhyeong Kang
<i>Pohang University of Science and Technology(POSTECH), Korea</i> |

RF

Advanced Radio-Frequency Design Techniques

Chair: Junghwan Han (Chungnam Univeristy, Korea)

15:00~15:45, THURSDAY_OCTOBER 26, 2023

Grand Ballroom3 (2F)

RF-1 (89)
15:00-15:15

A Highly Linear Low Noise Time Delay Circuit in CMOS for Sub-GHz Phased Array Beamformers...N/A

Yaehoon Roh, Dongmin Kim, and Donggu Im
Jeonbuk National University, Korea

RF-2 (17)
15:15-15:30

Low Phase Noise Voltage-Controlled Oscillator with Self-Biased Negative-Gm Cell for IoT Applications...61

Minsu Park, and Kang Yoon Lee
Sungkyunkwan University, Korea

RF-3 (188)
15:30-15:45

Comparative Study of Cascode and Triple Cascode Inductive Source Degenerated LNA Adopting Regular V_{th} and Low V_{th} MOSFET Devices...N/A

Jiyeon Kim, Dongmyeong Kim, and Donggu Im
Jeonbuk National University, Korea

DCAS3


Digital Signal Processing and Multimedia Systems

Chair: Kyuho Lee (Ulsan National Institute of Science & Technology(UNIST), Korea)

15:00~16:30, THURSDAY_OCTOBER 26, 2023

Grand Ballroom4 (2F)

- | | |
|------------------------------|---|
| DCAS3-1 (31)
15:00-15:15 | A RISC-V MCU with adaptive reverse body bias and ultra-low-power retention mode in 22 nm FD-SOI...67
Heiner Bauer ¹ , Marco Stolba ¹ , Stefan Scholze ¹ , Dennis Walter ¹ , Christian Mayr ¹ , Alexander Oefelein ² , and Sebastian Höppner ² , André Scharfe ² , Flo Schraut ² , Holger Eisenreich ²
¹ TU Dresden, Germany
² Racyics GmbH Dresden, Germany |
| DCAS3-2 (240)
15:15-15:30 | Low-Power Counters using Pathfinding Technique...69
Yixuan He ¹ , Minsu Choi ² , Kyung-Ki Kim ³ , and Yong-Bin Kim ¹
¹ Northeastern University, USA
² Missouri University of Science & Technology, USA
³ Daegu University, Korea |
| DCAS3-3 (106)
15:30-15:45 | Mitigating Message Passing Interference in Trusted Embedded Platforms...71
Mattis Hasler, and Sebastian Haas
Barkhausen Institut gGmbH, Germany |
| DCAS3-4 (15)
15:45-16:00 | Tensor Compressive Sensing Processor for 64x64 Terahertz Single-Pixel Imaging...73
Yu-Heng Du, Bing-Feng Wu, and Yuan-Hao Huang
National Tsing Hua University, Taiwan |
| DCAS3-5 (51)
16:00-16:15 | Leveraging Approximate Computing for IoT Image Transmission...75
Hiroyuki Hama, Tomoaki Ukezono, and Toshinori Sato
Fukuoka University, Japan |
| DCAS3-6 (132)
16:15-16:30 | Comparative Evaluation between Carry Prediction and Sign Error Correction in Approximate Addition...77
Toshinori Sato, Hiroyuki Hama, and Tomoaki Ukezono
Fukuoka University, Japan |

**SoC1****Emerging Trends of Circuits and Systems**

Chair: Yong Shim (Chung-Ang University, Korea)

08:30~09:45, FRIDAY _OCTOBER 27, 2023

Grand Ballroom2 (2F)

SoC1-1 (59) Behavior Simulation of CDR for SSC System With a Compact Quarter-Rate Linear Phase Detector...79

08:30-08:45

Shu-Chi Wang, and Ching-Yuan Yang
National Chung Hsing University, Taiwan

SoC1-2 (60) Behavior Simulation of SSC Generator With Adjustable Modulation Frequency and Depth...81

08:45-09:00

Wan-Yu You, and Ching-Yuan Yang
National Chung Hsing University, Taiwan

SoC1-3 (83) Adaptive Tag Comparison for Hybrid Cache...83

09:00-09:15

Seong Jae Eom, and Eui-young Chung
Yonsei University, Korea

SoC1-4 (166) Exploring Trustable Paths in Network-on-Chip for Low-Slack Packets...85

09:15-09:30

Syam Sankar¹, Lissiyas Antony¹, Ruchika Gupta², John Jose¹, and Sukumar Nandi¹
¹Indian Institute of Technology, India
²Chandigarh University, India

SoC1-5 (181) Computation Exactness Exploration of Exact Quantum Adders in NISQ...87

09:30-09:45

Hyoju Seo, Seokhyeon Lee, and Yongtae Kim
Kyungpook National University, Korea

DC

Advanced data converter design techniques

Chair: Young-Ha Hwang (Soongsil University, Korea)

08:30~09:45, FRIDAY _OCTOBER 27, 2023

Grand Ballroom3 (2F)

DC-1 (196)

08:30-08:45

A Second-Order DT Delta-Sigma Modulator with Noise-Shaping SAR Quantizer...89

Seong-Bo Park, Jun-Ho Boo, Jae-Geun Lim, Hyoung-Jung Kim, Jae-Hyuk Lee, Won-Jun Cho, and Gil-Cho Ahn
Sogang University, Korea

DC-2 (3)

08:45-09:00

A 90-dB DR Discrete-Time Delta-Sigma Modulator for Audio Applications...91

Hou-Hsuan Lin, Jia-Fong Shih, and Yung-Hui Chung
National Taiwan University of Science and Technology, Taiwan

DC-3 (160)

09:00-09:15

0.85 mW, 8-bit, 1GS/s, 58dB SFDR Cryogenic DAC for Superconducting Qubit Control Applications...93

Chan Kuen Sim, Aarthi Mani, and Anh Tuan Do
Agency for Science, Technology & Research (A*STAR), Singapore

DC-4 (193)

09:15-09:30

10-bit 250-KS/s M-2M Digital-to-Analog Converter with 4-4-2 Segmentation for Sonar System...95

Tzung-Je Lee^{1,2}, and Kuo-Hsun Tu²
¹IEEE
²National Sun Yat-Sen University, Taiwan

DC-5 (4)

09:30-09:45

A 91.7-dB SNDR Discrete-Time Zoom ADC with a 20-kHz BW in 180-nm CMOS...N/A

Zi-Chi Lin, Chi-Wei Chou, Ya-Ru Chiang, and Yung-Hui Chung
National Taiwan University of Science and Technology, Taiwan

MLAI**AI/ML Systems that matter***Chair: Taigon Song (Kyungpook National University, Korea)***13:00~14:15, FRIDAY _OCTOBER 27, 2023****Grand Ballroom2 (2F)****MLAI-1 (34)****13:00-13:15****FPGA Implementation of Cycle-Reduced Diagonal Data Flow Systolic Array for Edge Device AI...99***Gyubin Seong, Jong Kang Park, and Jong Tae Kim
Sungkyunkwan University, Korea***MLAI-2 (80)****13:15-13:30****High-throughput PIM (Processing in-Memory) for DRAM using Bank-level Pipelined Architecture...101***Hyunsoo Lee, Hyundong Lee, Minseung Shin, Gyuri Shin, Sumin Jeon, and Taigon Song
Kyungpook National University, Korea***MLAI-3 (109)****13:30-13:45****Heart Valve Disease Recognition Using Phonocardiogram Signal Based on A Lightweight Convolution Neural Network...103***Yen-Ching Chang¹, Szu-Ting Wang², Ying-Hsiu Hung^{1,2}, Yao-Feng Liang², Ming-Hwa Sheu¹, and Shin-Chi Lai²**¹National Yunlin University of Science and Technology, Taiwan**²National Formosa University, Taiwan***MLAI-4 (165)****13:45-14:00****Automated Generation of Piecewise Linear Approximations for Nonlinear Activation Functions via Curvature-based Reinforcement Learning...N/A***Kyumin Cho, Eunji Kwon, and Seokhyeong Kang
Pohang University of Science and Technology(POSTECH), Korea***MLAI-5 (175)****14:00-14:15****Comparison of hardware-optimized CNN and SVM models for human activity recognition using the HARTH and HAR70+ datasets...107***Kei Palabasan, Ramona Rajagopalan, Jean Marriz Manzano, Marc D. Rosales, Maria Theresa G. De Leon, and John Richard E. Hizon
Electrical and Electronics Engineering Institute University of the Philippines Diliman, Philippines*

WL

Wireline

Chair: Gyungsu Byun (Inha University, Korea)

13:00~14:15, FRIDAY _OCTOBER 27, 2023

Grand Ballroom3 (2F)

WL-1 (157)

13:00-13:15

A 10-Gb/s Dual-Loop Reference-less CDR with FD Controller...109

Sihan Kim¹, Changmin Song¹, Jinseok Kim², Yonghun Oh², Changwan kim², and Young-Chan Jang¹

¹Kumoh National Institute of Technology, Korea

²Uniqconn, Korea

WL-2 (108)

13:15-13:30

An Anti-Harmonic-Lock Frequency Detector for Continuous-Rate Clock and Data Recovery...111

Hyun-Bin Lee, and Won-Young Lee

Seoul National University of Science and Technology, Korea

WL-3 (75)

13:30-13:45

A Baud-Rate Clock and Data Recovery With Collaborative Maximum-Eye Tracking Method...113

Jihee Kim, and Woo-Seok Choi

Seoul National University, Korea

WL-4 (49)

13:45-14:00

A PAM-4 Baud-Rate CDR with High-Gain Phase Detector Using Shared Sampler...115

Seoung-geun Cho, and Jin-Ku Kang

Inha University, Korea

WL-5 (159)

14:00-14:15

Analysis of Grounded Coplanar Waveguide (GCPW) for High-Speed Links Channel...117

Youngmin Oh, Taeyang Sim, and Jaeduk Han

Hanyang University, Korea

SoC2

VLSI Design and Synthesis

Chair: Junyoung Song (Incheon National University, Korea)

14:30~16:00, FRIDAY _OCTOBER 27, 2023

Grand Ballroom2 (2F)

SoC2-1 (73)

14:30-14:45

A Compact Q-Learning-Based Standard Cell Layout Compiler for 3nm GAAFET and Beyond...119

MinSeung Shin, Jongbeom Kim, Yunjeong Shin, and Taigon Song
Kyungpook National University, Korea

SoC2-2 (127)

14:45-15:00

Allocation of Multi-bit Flip-Flops Targeting Low-Power Chips...121

Jinmyoung Kim¹, and Taewhan Kim²
¹*Samsung Advanced Institute of Technology, Korea*
²*Seoul National University, Korea*

SoC2-3 (128)

15:00-15:15

Maximizing Power Saving Through State-Driven Clock Gating...123

Chaehyun Kim¹, and Taewhan Kim²
¹*Samsung Electronics*
²*Seoul National University*

SoC2-4 (169)

15:15-15:30

Placement Initialization via Community Detection...125

Junseok Hur, Jaekyung Im, and Seokhyeong Kang
Pohang University of Science and Technology(POSTECH), Korea

SoC2-5 (185)

15:30-15:45

Design and Analysis of Compound Gates for Lightweight Multiplier...127

Jisoo Lee, Daseul Moon, Woohyun Kim, and Woong Choi
Sookmyung Women's University, Korea

SoC2-6 (197)

15:45-16:00

Multi-Phase Frequency Divider Generator with Process-Independent Automation...129

Jihoon Jang, Heedo Jeong, and Jaeduk Han
Hanyang University, Korea



Special Sessions

THURSDAY, OCTOBER 26

SS1

Advancements in Intelligent System Semiconductors

Organizer: Prof. Sung-Wan Hong (Sogang University, Korea)

Abstract: The special session on “Advancements in Intelligent System Semiconductors” focuses on the latest developments in both hardware and software aspects of intelligent system semiconductors. This session explores cutting-edge innovations in hardware architectures, chip designs, intelligent SoC solutions, algorithms, and deep learning frameworks. The session aims to facilitate knowledge exchange, collaboration, and discussion on challenges and opportunities in the field, while promoting advancements in intelligent system semiconductors for diverse real-world applications.

Chair: Sung-Wan Hong (Sogang University, Korea)

11:10~12:25, THURSDAY_OCTOBER 26, 2023

Mara Hall (2F)

- | | |
|------------------------------------|--|
| <p>SS1-1 (18)
11:10-11:25</p> | <p>Design of Bessel-like filter-based ESD protection I/O pad with improved eye performance...131
Jihyeon Lee, Jaehoon Jeong, Hyungeun Kim, and Jinho Jeong
<i>Sogang University, Korea</i></p> |
| <p>SS1-2 (26)
11:25-11:40</p> | <p>A 12-bit 5MS/s Synchronous SAR ADC With Comparator Using High Gain Pre-amplifier...133
Youngwon Cho, Jaehun Jeong, and Jinwook Burm
<i>Sogang University, Korea</i></p> |
| <p>SS1-3 (52)
11:40-11:55</p> | <p>A simulation study about the memory operation of 3D-stacked capacitor-less 1T DRAM cells based on ferroelectric field-effect transistors (FeFETs)...135
Taegun Kim, Dong Keun Lee, Sihyun Kim, and Sangwan Kim
<i>Sogang University, Korea</i></p> |
| <p>SS1-4 (63)
11:55-12:10</p> | <p>Optimized Image Quality Determination for Backlight Dimming...137
Nu Ri Kim, and Suk-Ju Kang
<i>Sogang University, Korea</i></p> |
| <p>SS1-5 (177)
12:10-12:25</p> | <p>Review: A Speculative Divide-and-Conquer Optimization Method for Large Analog/Mixed-Signal Circuits...139
Hyoseok Song, Kwangmin Kim, Changyoon Han, and Byungsub Kim
<i>Pohang University of Science and Technology(POSTECH), Korea</i></p> |

SS2

Hardware and software design techniques for AI processing platforms

Organizers: Prof. Won-Young Lee (Seoul National University of Science and Technology, Korea)

Abstract: In recently years, artificial intelligence (AI) is known as the core driving force of the next industrial revolution, and its applications have been advanced in many fields such as computer vision, language understanding, auto-driving, and robotics. Since AI software has grown in complexity, demands on reliable and high performance computing systems consistently are growing. Therefore, the advanced hardware and software techniques beyond von Neumann computers have been studied for AI processing platform to execute AI algorithms at reasonable speed. In this special session, five papers will discuss emerging techniques for enhancements of AI processing platforms regarding AI algorithm, processing architecture, hardware implementation and software development.

Chair: Won-Young Lee (Seoul National University of Science and Technology, Korea)

11:10~12:25, THURSDAY_OCTOBER 26, 2023

Udo Hall (2F)

SS2-1 (48)

11:10-11:25

A Spatio-Temporal Switchable Data Prefetcher for Convolutional Neural Networks...141

Jihoon Jang¹, Hyun Kim¹, and Hyeon Lee²

¹Seoul National University of Science and Technology, Korea

²North Carolina State University (NCU), USA

SS2-2 (84)

11:25-11:40

TD-NAAS: Template-Based Differentiable Neural Architecture Accelerator Search...143

HaYoung Lim, Yeseo Jang, Juyeon Kim, and Jaehyeong Sim

Ewha Womans University, Korea

SS2-3 (126)

11:40-11:55

The Design of Embedded Fuzzy Logic Controller for Autonomous Mobile Robots...145

Youngwoo Jeong, Won Sik Jeong, Jin Young Shin, and Seung Eun Lee

Seoul National University of Science and Technology, Korea

SS2-4 (133)

11:55-12:10

Hardware-friendly Activation Functions for HybridViT Models...147

Beom Jin Kang, Nam Joon Kim, Jong Ho Lee, and Hyun Kim

Seoul National University of Science and Technology, Korea

SS2-5 (134)

12:10-12:25

Considerations in Evaluation of Deep Hashing Networks for Information Retrieval System...149

Subin Kim, Yunseon Choi, and Byunghan Lee

Seoul National University of Science and Technology, Korea

SS3

Circuits, Systems, and Devices for Optical Communication Technology for 6G and Beyond Future Communications

Organizers: Prof. Shintaro Arai (Okayama University of Science, Japan)
Prof. Byung Wook Kim (Changwon National University, Korea)

Abstract: This special session will discuss the optical wireless and wired communication technologies required to realize the 6th generation mobile communication systems (6G) and beyond future communication systems, focusing on the device circuits and hardware implementations that form the basis of these technologies. Communication technologies, especially mobile communication technology systems, have been evolving decade by decade, and we can now use the 5th generation mobile communication system (5G) services. The next generation system is 6G, which is currently being researched and developed worldwide for introduction in the 2030s. In order to realize 6G while effectively using radio waves, it is essential to not only rely on radio waves but also to combine them with optical wireless and wired communication technologies. We have conceived this special session to discuss the characteristics of each transmission medium and how they can be utilized to realize 6G.

Chair: Shintaro Arai (Okayama University of Science, Japan)

13:30~14:45, THURSDAY_OCTOBER 26, 2023

Mara Hall (2F)

SS3-1 (168) Development of Propeller LED Transmitter for High-Speed Image Sensor Communication...159

13:30-13:45

Shintaro Arai¹, and Daisuke Ito²

¹Okayama University of Science, Japan

²Gifu University, Japan

SS3-2 (33) Pointing error effect in FSO satellite-to-ground under weak turbulence condition...153

13:45-14:00

Nilesh Maharjan, and Byung Wook Kim

Changwon National University, Korea

SS3-3 (42) Inductor-less CMOS TIA Based on MSTA for Low-power and Low-noise Optical Communication...155

14:00-14:15

Ren Izumi, Makoto Nakamura, and Daisuke Ito

Gifu University, Japan

SS3-4 (104) Communication Performance Depending on LED Installation Position in Image Sensor Communication Using Propeller LED Transmitter...157

14:15-14:30

Kazuki Shakuda¹, Zhengqiang Tang², and Shintaro Arai¹

¹Okayama University of Science, Japan

²Nagoya University, Japan

SS3-5 (12) Experimental Assessment of 1D-DCT Based Display Field Communication Scheme...151

14:30-14:45

Yujeong Kim, and Sungyoon Jung

Yeungnam University

SS4

Simulation and Analysis for Nonlinear Problems

Organizer: Prof. Hiroo Sekiya (Chiba University, Japan)

Abstract: Nonlinearity introduces complexity to the behavior of a system. However, this complexity can hold various benefits, such as enabling intelligent information processing. Circuits are one example of physical systems that exhibit nonlinear behavior. Their high reproducibility makes them effective tools for investigating the nature of nonlinearity.

The purpose of this special session is to discuss the latest techniques for simulating and analyzing nonlinear phenomena. The discussions in this session are applicable not only for understanding the essence of nonlinear phenomena but also for designing real circuit systems geared towards nonlinear applications.

Chair: Hiroo Sekiya (Chiba University, Japan)

13:30~14:45, THURSDAY_OCTOBER 26, 2023

Udo Hall (2F)

SS4-1 (79)

13:30-13:45

Bifurcation analysis of a chaotic interrupted system with a periodic threshold...161

Yuta Suzuki¹, Kaito Kato¹, Hiroyuki Asahara², and Takuji Kousaka¹

¹*Chukyo University, Japan*

²*Okayama University of Science, Japan*

SS4-2 (81)

13:45-14:00

Pavlovian Conditioning Modeling Using Wireless Spiking Neural Network...163

Jiaying Lin¹, Ryuji Nagazawa¹, Kien Nguyen¹, Hiroo Sekiya¹, Mikio Hasegawa², Hiroyuki Torikai³, and Won-Joo Hwang⁴

¹*Chiba University, Japan*

²*Tokyo University of Science, Japan*

³*Hosei University, Japan*

⁴*Pusan National University, Korea*

SS4-3 (85)

14:00-14:15

Load-Independent Multiple Output WPT System With Fixed Coupling Coils...165

Akihiro Konishi¹, Ken Onodera¹, Yutaro Komiyama¹, Kien Nguyen¹, Hiroo Sekiya¹, and Xiuqin Wei²

¹*Chiba University, Japan*

²*Chiba Institute of Technology, Japan*

SS4-4 (87)

14:15-14:30

Time Series Analysis with Three Types of Noise-Mixing Effects by Neural Network...167

Takuya Nakamura, Yoshifumi Nishio and Yoko Uwate

Tokushima University, Japan

SS4-5 (92)

14:30-14:45

A hardware-efficient wireless functional electrical stimulation system based on ergodic cellular automaton dynamics...169

Masaya Kudo, and Hiroyuki Torikai

Hosei University, Japan

SS5

Emerging Techniques in Algorithm and Architecture for Advanced High-Performance Circuit Design

Organizers: Prof. Yuan-Ho Chen (Chang Gung University, Taiwan)
Prof. Chung-Yi Li (Chang Gung University, Taiwan)

Abstract: As artificial intelligence (AI) applications continue to grow, there is an increasing need for advanced algorithms and architectures in high-performance circuit designs. Our conference delves into topics such as quantum-inspired annealing, heart disease recognition via lightweight convolutional neural networks, hybrid CNN-LSTM networks for ECG classification, and novel driver architectures for power converters, aiming to boost the execution speed of edge AI devices while reducing hardware costs and power consumption. Through the exploration of suitable algorithmic and architectural schemes, we seek to simplify neural network operations, consequently leading to improvements in area and energy efficiency in hardware acceleration designs.

Chair: Yuan-Ho Chen (Chang Gung University, Taiwan)

15:00~16:30, THURSDAY_OCTOBER 26, 2023

Mara Hall (2F)

SS5-1 (5)

15:00-15:15

An Automated Toolchain for QUBO-based Optimization with Quantum-inspired Annealers...171

Yun-Ting Zhang¹, Chin-Fu Nien¹, Chia-Wei Lin¹, Wen-Jui Chao¹, Chen-Yu Liu¹, Lien-Po Yu², and Yuan-Ho Chen^{1,3}

¹*Chang Gung University, Taiwan*

²*Institute for Information Industry, Taiwan*

³*Chang Gung Memorial Hospital, Taiwan*

SS5-2 (66)

15:15-15:30

Hybrid CNN-LSTM Network for ECG Classification and Its Software-Hardware Co-Design Approach...173

Song-Nien Tang¹, Yuan-Ho Chen², Yu-Wei Chang¹, Yu-Ting Chen¹, and Shuo-Hung Chou¹

¹*Chung Yuan Christian University, Taiwan*

²*Chang Gung University, Taiwan*

SS5-3 (68)

15:30-15:45

Integrated All-GaN Driver for High-voltage DC-DC Power Converters...175

Chin Hsia, Chung-Yi Li, Deng-Fong Lu, and Tzu-Yu Chen

Chang Gung University, Taiwan

SS5-4 (110)

15:45-16:00

Fast Measurement of Impedance Calculation for Electrochemical Impedance Spectroscopy...177

En-Chi Yang^{1,2}, Suz-Ting Wang², Kusn-Lin Liu¹, Wen-Ho Juang², Ming-Hwa Sheu¹, How-Chiun Wu³, and Shin-Chi Lai²

¹*National Yunlin University of Science and Technology, Taiwan*

²*National Formosa University, Taiwan*

³*Nanhua University, Taiwan*

SS5-5 (121)

16:00-16:15

Robust Cascaded Boost Converter with See-Saw Stress-Relief Control...179

Chung-Yi Li^{1,2}, Tzu-Yu Chen¹, Deng-fong Lu¹, Yue-Liang Chou³, Hung-Chi Chen³, and Shinn-Yn Lin²

¹*Chang Gung University, Taiwan*

²*Chang Gung Memorial Hospital, Taiwan*

³*National Yang Ming Chiao Tung University, Taiwan*

SS5-6 (123)

16:15-16:30

Convolutional Neural Network-based Keyword Classification for Mixer Control...181

Ying-Hsiu Hung^{1,2}, Yen-Ching Chang², Szu-Ting Wang¹, Jeng-Dao Lee¹, Wen-Ho Juang¹, Ming-Hwa Sheu², and Shin-Chi Lai¹

¹*National Formosa University, Taiwan*

²*National Yunlin University of Science and Technology, Taiwan*

SS6

Design, Analysis and Tools for Integrated Circuits and Systems (DATICS)

Organizers: Prof. Ka Lok Man (Xi'an Jiaotong-Liverpool University, China)

Abstract: DATICS workshops/special sessions were initially created by a network of researchers and engineers both from academia and industry in the areas of Design, Analysis and Tools for Integrated Circuits and Systems (DATICS). The proposed DATICS-ISOC'23 special session will focus on emerging Circuits and Systems (CAS) topics that will strongly lead human life revolutions, especially in CMOS technologies, communication technologies and biomedical technologies. Human life revolutions come along with economic opportunities. The market for these emerging topics is also forecast to grow to a multi-billion dollar market in the coming decade. The special session will highlight the potential and current developments of these CAS topics, along with pressing challenges. The proposed session is coherent and complementary to the conference theme and areas of interest of ISOC. The main target of DATICS-ISOC'23 is to bring together engineering researchers and people from industry to exchange theories, ideas, techniques and experiences. In addition, DATICS Yearly Special Session has been carried out at ISOC since 2012.

Chair: Ka Lok Man (Xi'an Jiaotong-Liverpool University, China)

15:00~16:45, THURSDAY_OCTOBER 26, 2023

Udo Hall (2F)

SS6-1 (45)

15:00-15:15

A Simple Active Transponder for X-band SAR Satellite Applications...183

Gianfranco Avitabile¹, Roberto Cancelli¹, Antonello Florio¹, Ka Lok Man², and Giuseppe Coviello¹

¹*Polytechnic University of Bari, Italy*

²*Xi'an Jiaotong-Liverpool University, China*

SS6-2 (53)

15:15-15:30

Lower-Error and Area-Efficient Complex Divider Design using Logarithmic Number Systems (LNS)...185

Tso-Bing Juang, Chun-Chi Fan, and Guan-Zhong Lin

National Pingtung University, Taiwan

SS6-3 (54)

15:30-15:45

Quantum Biometric Fingerprint Encryption based on Twofish Algorithm...187

Gabriela Mogos

Xi'an Jiaotong-Liverpool University, China

SS6-4 (99)

15:45-16:00

A Capacitor-less LDO for Mobile Devices with Fast Transient Using High Gain Positive Feedback Loop...189

Esun Baik, Hyo-Jin Park, and Sung-Wan Hong

Sogang University, Korea

SS6-5 (164)

16:00-16:15

A 12-bit 3-MS/s Synchronous SAR ADC With a Hybrid RC DAC...191

Mi-Ji Go, Jun-Ho Boo, Jae-Geun Lim, Hyoung-Jung Kim, Jae-Hyuk Lee, Seong-Bo Park, Byeong-Ho Yu, Won-Jun Cho, and Gil-Cho Ahn

Sogang University, Korea

SS6-6 (203)

16:15-16:30

Bioinspired Solution-processed Artificial Synaptic Thin-Film Transistor...193

Junyan Li¹, Guoxuan Sun¹, Chun Zhao¹, Ka Lok Man¹, Sang Lam¹, Xin Tu²

¹*Xi'an Jiaotong-Liverpool University, China*

²*University of Liverpool, United Kingdom*

SS6-7(264)

16:30-16:45

Image Radar Point Cloud Segmentation with Segment Anything Model...195

Yu Du¹, Ka Lok Man¹, Jeremy S. Smith², and Eng Gee Lim¹

¹*Xi'an Jiaotong-Liverpool University, China*

²*University of Liverpool, United Kingdom*

**SS7****Emerging techniques for neuromorphic, non-linear, and bio-sensing circuits and systems****Organizer:** Prof. Kyeong-Sik Min (Kookmin University, Korea)

Prof. Hyunsun Mo (Kookmin University, Korea)

Abstract: In this special session, emerging techniques of neuromorphic, neural networks, non-linear circuits, bio-sensing techniques, and so on are discussed and presented. Based on emerging devices such as memristors, potential hardware solutions are presented for implementing neuromorphic and neural network systems. For deep understanding of brain-mimicking circuits, a non-linear analytic method is shared and discussed at the session. And new bio-sensing techniques are presented and explained for future applications of health care systems.

*Chair: Kyeong-Sik Min (Kookmin University, Korea)***13:00~14:00, FRIDAY _OCTOBER 27, 2023****Grand Ballroom4 (2F)****SS7-1 (265)****13:00-13:15****Circadian Illuminometer System for Diagnosis of Circadian Rhythm in Light****Environment...N/A**

Hyunsun Mo, Jungho Joo, Youngsu Hwang, Hyoyueng Park, Minsoo Kim, Dae Hwan Kim, and Daejeong Kim

*Kookmin University, Korea***SS7-2 (152)****13:15-13:30****Feature Extraction of Neuron Group Composed of Two Different Firing Patterns****Using Nonlinear Analysis...199**

Yoko Uwate and Yoshifumi Nishio

*Tokushima University, Japan***SS7-3 (224)****13:30-13:45****Memristor Circuits for Non-Backpropagation Training Algorithm...201**

Seokjin Oh, Rina Yoon, Seungmyeong Cho, and Kyeong-Sik Min

*Kookmin University, Korea***SS7-4 (226)****13:45-14:00****Energy-Efficient AI at the edge for Biomedical Applications...202**Jerald Yoo^{1,2}¹*National University of Singapore, Singapore*²*The N.1 Institute for Health, Singapore*

SS8

Circuits and Systems for Artificial Intelligence and Homomorphic Encryption**Organizer:** Prof. Hanho Lee (Inha University, Korea)

Abstract: Artificial intelligence (AI) and homomorphic encryption are playing an increasingly crucial role in the IoT, 5G/6G, and smart mobility applications, and they have also become the fundamental components of modern intelligent society. The applications of AI and homomorphic encryption for IoT, 5G/6G and smart mobility need to be portable, lightweight, low-latency and high-speed to provide reliable service. Meanwhile, massive devices connected to the edge of communication networks should be post-quantum safe and secure, because emerging quantum computers can easily crack the traditional public-key ciphers. To meet the requirements of high-throughput and diverse application scenarios of next-generation communications and autonomous mobility, it is necessary to resort to configurable and low-latency algorithms and architectures of AI and homomorphic encryption. The high-performance, low-latency domain specific architecture has become a trend of circuits and systems design in the post-Moore era, which can also be applied to the AI and security in a wide range of applications.

*Chair: Hanho Lee (Inha University, Korea)***13:00~14:15, FRIDAY _OCTOBER 27, 2023***Mara Hall (2F)*

SS8-1 (37)

13:00-13:15

Accelerating Transformers with Fourier-Based Attention for Efficient On-Device Inference...203

Hyeonjin Jo, Chaerin Sim, Jaewoo Park, and Jongeun Lee
Ulsan National Institute of Science & Technology (UNIST), Korea

SS8-2 (58)

13:15-13:30

A PAM-4 Receiver with Selective Reference Voltage Adaptation for Low Sensitivity to Sampler Voltage Variations...205

Jeong-Mi Park, and Jin-Ku Kang
Inha University, Korea

SS8-3 (74)

13:30-13:45

Improving Performance and Energy-efficiency of DNN Accelerators with STT-RAM Buffers...207

Gwangeun Byeon, Seongwook Kim, Seokin Hong
Sungkyunkwan University, Korea

SS8-4 (150)

13:45-14:00

Twiddle Factor Generator Architecture for Number Theoretic Transform...209

Chulwoo Lee, Hanyoung Lee, Phap Duong-Ngoc, and Hanho Lee
Inha University, Korea

SS8-5 (237)

14:00-14:15

Optimizing Image Classification with Inverse Depthwise Separable Convolution for Edge Devices...211

Akshay Kumar Sharma, and Kyung Ki Kim
Daegu University, Korea

SS9

Chiplet Heterogeneous Integration Technology

Organizer: Dr. Youngsu Kwon (Electronics and Telecommunications Research Institute, Korea)

Abstract: Artificial Intelligence is advancing towards achieving superhuman intelligence. Hyperscale transformer neural networks with billions of parameters are gaining immense interest and penetrating a wide range of applications, as their AI performance far exceeds that of previous networks. The training and inference of these hyper-AI models require a new computing paradigm called Data explosion computing, which demands AI computers composed of widescale parallelized AI NPUs, Neural Processing Units. The Chiplet AI processor architecture is the most viable semiconductor solution for hyperscale AI, enabling the chip to accommodate multiple NPUs in tandem with a multitude of high-throughput memories for hyperscale AI performance. This special session presents researches on the AI processor's Chiplet architecture design, 2.5D and 3D integration process, Signal Integrity, Power Integrity, Thermal Integrity, and Thermomechanical Analysis of Chiplet Processors on Advanced Packaging.

Chair: Youngsu Kwon (Electronics and Telecommunications Research Institute, Korea)

13:00~14:45, FRIDAY _OCTOBER 27, 2023

Udo Hall (2F)

SS9-1 (204)

13:00-13:15

Multi-Stripline Redistribution Layer Interposer Channel Design for High Bandwidth Memory Module Considering Via Interconnect...213

Jiwon Yoon¹, Hyunwoo Kim¹, Boogyo Sim¹, Hyunwook Park², Yigyeong Kim³, Sujin Park³, Youngsu Kwon³, and Joungho Kim¹

¹Korea Advanced Institute of Science and Technology (KAIST), Korea

²Missouri University of Science and Technology (MST), USA

³Electronics and Telecommunications Research Institute (ETRI), Korea

SS9-2 (227)

13:15-13:30

DQ and DQS Receiver for HBM3 Memory Interface with DFE Offset Calibration...215

Sujin Park, Young-Deuk Jeon, Yi-Gyeong Kim, Min-Hyung Cho, Jinho Han, Jaehoon Chung, Jaewoong Choi, and Youngsu Kwon

Electronics and Telecommunications Research Institute (ETRI), Korea

SS9-3 (228)

13:30-13:45

ABSX: The Chiplet Hyperscale AI Processing Unit for Energy-Efficient High-Performance AI Processing...217

Youngsu Kwon

Electronics and Telecommunications Research Institute (ETRI), Korea

SS9-4 (229)

13:45-14:00

Design of Optical Methodology for Thermal Transport Properties of 3D Hybrid Bonding...N/A

Jae Young Hwang¹, Hakjun Kim¹, Young-Chang Joo¹, Hyejin Jang¹, Sangwoo Park², and Sarah Eunkyung Kim²

¹Seoul National University, Korea

²Seoul National University of Science and Technology, Korea

SS9-5 (230)

14:00-14:15

Signal integrity analysis of heterogeneous integration using Si bridge technology...221

Yong-Nam Koh, Ju-Hyung Kim, Soo-Jeong Kim, Ju-Hwan Jang, Jae-Sung Lim, and Jayden Donghyun Kim

HANA Micron, Inc., Korea

SS9-6 (232)

14:15-14:30

Advancements in Metal Passivation Process for Low-Temperature Cu-Cu Direct Bonding...223

Jong-Kyung Park, Sang-Woo Park, and Min-Seong Jeong

Seoul National University of Science and Technology, Korea

SS9-7 (234)

Effect of a hydrogen on the integration process of photosensitive polyimide and its feasibility in advanced packaging...N/A

14:30-14:45

Ruhan E. Ustad¹, Honggyun Kim¹, Vijay D. Chavan¹, Kyeong-Keun Choi², and Deok-kee Kim¹¹*Sejong University, Korea*²*Pohang University of Science and Technology(POSTECH), Korea*

SS10**Design and Analysis of Nonlinear Circuits and Networks**

Organizer: : Prof. Yoshifumi Nishio (Tokushima University, Japan)

Abstract: In recent years, nonlinear circuits and networks become more and more important, because intelligent and flexible systems for future electronic systems require complex nonlinear circuits and networks. From the beginning of the 20th century, plenty of simulation and analysis methods for nonlinear circuits and networks have been developed over 100 years. However, we need more powerful tools to design low cost power electronic circuits, to analyze large scale complex nonlinear networks, and to realize more intelligent artificial neural networks. In this special session, 6 papers are invited to show examples of recent works on simulation and analysis of such nonlinear circuits and networks.

Chair: Yoshifumi Nishio (Tokushima University, Japan)

14:30~16:00, FRIDAY _OCTOBER 27, 2023

Grand Ballroom3 (2F)

SS10-1 (43) Analyses of nonlinear transient phenomena of ergodic cellular automaton central pattern generator...227

14:30-14:45

Shoma Sato, and Hiroyuki Torikai
Hosei University, Japan

SS10-2 (88) Synchronization Phenomena of Two Coupled Chaotic Circuits Using Stochastic Coupling...229

14:45-15:00

Takahiro Hattori, Yoko Uwate, and Yoshifumi Nishio
Tokushima University, Japan

SS10-3 (94) A chopper-type mixed gait controller based on ergodic cellular automaton central pattern generator...231

15:00-15:15

Jumpei Kamitoko, and Hiroyuki Torikai
Hosei University, Japan

SS10-4 (137) Rewiring Effect of High Synchronization Edges in Complex Oscillator Networks...233

15:15-15:30

Haruka Sakohira, Kiichi Yamashita, Yoko Uwate, and Yoshifumi Nishio
Tokushima University, Japan

SS10-5 (163) Synchronization Phenomena of Coupled Oscillators in Weighted Three-Dimensional Complex Networks...235

15:30-15:45

Daiki Akai, Kiichi Yamashita, Yoko Uwate, and Yoshifumi Nishio
Tokushima University, Japan

SS10-6 (173) Effect of Lateral Connection on Synchronization Phenomena in Chaotic Circuits Coupled with Non-Uniform Coupling Strength...237

15:45-16:00

Yuki Matsubara, Yuki Ishikawa, Yoko Uwate, and Yoshifumi Nishio
Tokushima University, Japan

SS11

Enabling High Performance Ultra-Dense Storage Systems

Organizer: Prof. Chun-Feng Wu (National Yang Ming Chiao Tung University, Taiwan)

Prof. Yi-Shen Chen (National Taiwan University of Science and Technology, Taiwan)

Abstract: In the era of big data, cloud providers like Google Cloud and Microsoft Azure consistently require large amounts of inexpensive storage capacity to accommodate as many data as possible. To meet this demand, non-volatile devices such as Solid State Drives (SSDs) and Shingled Magnetic Recording (SMR) drives are extensively employed to expand storage capabilities. For instance, cloud providers configure SSDs as swap areas to effectively extend DRAM-based main memory at a lower cost. Additionally, they also substitute conventional Hard Disk Drives (HDDs) with SMR drives to increase storage capacity at a reduced price. However, the trade-off of performance is always a concern when using non-volatile devices to expand memory and storage capacity. In light of this, we are motivated to organize a special session that focuses on “Enabling High Performance Ultra-Dense Storage Systems” to explore ways of achieving the best of both worlds: large capacity and high performance.

Chair: Chun-Feng Wu (National Yang Ming Chiao Tung University, Taiwan)

14:30~16:00, FRIDAY _OCTOBER 27, 2023

Grand Ballroom4 (2F)

SS11-1 (10)

14:30-14:45

Lowering the Number of Live-Page Copies on Solid State Drives through Trim-Assisted Space Allocation...239

Yong-Cheng Liaw¹, Shuo-Han Chen¹, and Hsin-Yun Su²

¹National Yang Ming Chiao Tung University, Taiwan

²National Taipei University of Technology, Taiwan

SS11-2 (11)

14:45-15:00

Exploring Hot/Cold Data Separation for Garbage Collection Efficiency Enhancement on OCSSDs...241

Yu-Shiang Tsai¹, Shuo-Han Chen², Yong-Cheng Liaw², and Cheng-Yueh Wu¹

¹National Taipei University of Technology, Taiwan

²National Yang Ming Chiao Tung University, Taiwan

SS11-3 (24)

15:00-15:15

Mitigating Write Amplification of Dual-mode Flash Memory...243

Yi-Shen Chen, Ying-Jui Shih, and Jen-Wei Hsieh

National Taiwan University of Science and Technology, Taiwan

SS11-4 (36)

15:15-15:30

Alleviating Deduplication-oriented Fragmentation of SSDs by Considering File Hotness and Popularity...245

Lee Chang¹, Chien-Chung Ho², and Tei-Wei Kuo^{1,3}

¹National Taiwan University, Taiwan

²National Cheng Kung University, Taiwan

³Mohamed bin Zayed University of Artificial Intelligence, United Arab Emirates

SS11-5 (90)

15:30-15:45

Adaptive Mode-Switching for Write-amplification Reduction of SMR Disks...247

Yi-Syuan Lin¹, Yu-Pei Liang², Yu-Shan Yen¹, Yen-Ting Chen³, Wei-Kuan Shih¹, and Yuan-Hao Chang⁴

¹National Tsing Hua University, Taiwan

²National Chung Cheng University, Taiwan

³National Taiwan University, Taiwan

⁴Institute of Information Science, Taiwan

SS11-6 (111) ***Alleviating the Impact of Fingerprint Operations on NAND Flash Memory
Storage Performance...249***

Yi-Syuan Lin¹, Chin-Yu Lo², Yi-Chao Shih¹, and Tseng-Yi Chen³

¹*National Tsing Hua University, Taiwan*

²*Yuan Ze University, Taiwan*

³*National Central University, Taiwan*

SS12

Bio-Inspired Computation in Circuits and Systems

Organizer: Prof. Yoko Uwate (Tokushima University, Japan)

Abstract: Bio-inspired computing has recently been attracting attention in the field of engineering research. Algorithms and systems inspired by living organisms, rather than conventional mathematical methods, have been shown to be effective for large-scale optimization problems. In this special session, we will present several biological computing research results toward circuit models. One is an investigation of synchronization phenomena in circuit systems using memristors for coupling. Next is a study of reservoir computing. Reservoir neural networks learn only the weights of the reservoir and output layers, so they can reduce the power consumption of the circuit. Further research on circuit models of cochlear and analog neuron models will be presented. Research on the development of bioinspired computing circuits is very important for the future engineering applications.

Chair: Yoko Uwate (Tokushima University, Japan)

14:30~15:45, FRIDAY _OCTOBER 27, 2023

Mara Hall (2F)

SS12-1 (28)

14:30-14:45

Synchronizations in Three Coupled Oscillators with Memristor Synapses as Ring Structure...251

Yukinojo Kotani, Yoko Uwate and Yoshifumi Nishio
Tokushima University, Japan

SS12-2 (93)

14:45-15:00

A hardware-efficient FPGA cochlear model for next generation nonlinear cochlear implant...253

Yui Kishimoto, and Hiroyuki Torikai
Hosei University, Japan

SS12-3 (95)

15:00-15:15

A learnable network of analog electronic neuron models for brain prosthetic implant...255

Kengo Hosoi, and Hiroyuki Torikai
Hosei University, Japan

SS12-4 (136)

15:15-15:30

Analysis of predictive coding model with hierarchical reservoir computing for modeling Stroop effects...257

Haruki Terakawa¹, Hideyuki Kato¹, Yoshihiro Yonemura², and Yuichi Katori²
¹*Oita University, Japan*
²*Future University Hakodate, Japan*

SS12-5 (172)

15:30-15:45

A Study of Changes in Prediction Performance Influenced by Attractor State in Oscillator Reservoir Computing...259

Kazuki Yasufuku, Yoko Uwate, and Yoshifumi Nishio
Tokushima University, Japan



Poster Sessions

FRIDAY, OCTOBER 27



Poster Session

Chair: Jungrae Kim (Sungkyunkwan University, Korea)

Standing Time 09:45~10:25, FRIDAY OCTOBER 27, 2023

Exhibition Time 10:25~16:00, FRIDAY OCTOBER 27, 2023

Ballroom Lobby (2F)

Analog Circuits

PS-1 (25)

A Compact Design of SPAD Detector with Quenching Circuit for Reduced Dark Count Rate...261

Jaehun Jeong, Jonghyuk Chae, Seungju Lee, and Jinwook Burm
Sogang University, Korea

PS-2 (29)

A 8-bit DPWM-based Analog Bypass Circuit and System for LED Matrix Headlamp in High-Voltage 180-nm CMOS Technology...263

Jonghyuk Chae, Jaehun Jeong, Byeongha Park, Jinwook Burm
Sogang University, Korea

PS-3 (115)

An Analog Integrate-and-Fire Neuron with Robust Soft Reset Mechanism...265

Jia Park, and Woo-Seok Choi
Seoul National University, Korea

PS-4 (116)

A $288\text{nV}/\sqrt{\text{Hz}}$ lownoise capacitively-coupled instrumentation amplifier (CCIA) in 22-nm UTBB FD-SOI for signal conditioning of MEMS piezoresistive pressure sensors...267

Adam Jefferson Ramones, Paolo Miguel Villacorta, Kyla Marie Juruena, Trixi Emmanuelle Obar, John Robert Siglos, Jean-Marriz Manzano, Zyrel Renzo Sanchez, Arcel Leynes, Maria Sophia Ralota, John Richard Hizon, Marc Rosales, Maria Theresa de Leon
Electrical and Electronics Engineering Institute University of the Philippines Diliman, Philippines

PS-5 (117)

A high CMRR, high input impedance current-feedback instrumentation amplifier (CFIA) in 22-nm UTBB FD-SOI for signal conditioning of MEMS piezoresistive pressure sensors...269

Kyla Marie Juruena, Paolo Miguel Villacorta, Trixi Emmanuelle Obar, John Robert Siglos, Adam Jefferson Ramones, Jean-Marriz Manzano, Zyrel Renzo Sanchez, Arcel Leynes, Maria Sophia Ralota, John Richard Hizon, Marc Rosales, Maria Theresa de Leon
Electrical and Electronics Engineering Institute University of the Philippines Diliman, Philippines

PS-6 (147) A Design of Low Drop Out Regulator with Current Protection and Tracking Compensation Technique...N/A

Han Min Song^{1,2}, Young Gun Pu¹, and Kang Yoon Lee¹

¹*Sungkyunkwan University, Korea*

²*SKAICHIPS, Korea*

PS-7 (198) A High Input Impedance Low Noise Amplifier Capable Of Handling 1V Electrode Offset for Biopotential Recording...273

Chau-Thao Cao¹, Pham Hong Bao Ngoc¹, Loan Pham-Nguyen¹, and Xuan Thanh Pham²

¹*Hanoi University of Science and Technology, Vietnam*

²*Ha Noi University of Industry, Vietnam*

PS-8 (225) A 0.4-V_{IN}, External-Capacitor-Free, Adaptive-Biased LDO with Look-Ahead Droop Reduction for Wake-up Features in Edge Devices...275

Hee-Cheol Joo, Hyein Kim, and Young-Ha Hwang

Soongsil University, Korea

Circuits and Systems for Emerging Technologies

PS-9 (9) Preliminary Study on Reducing Memory Overhead in Accelerating Quantum Computer Simulations Using PIM Technology...277

Leanghok Hour, Myeongseong Go, and Youngsun Han

Pukyong National University, Korea

PS-10 (30) FPGA-Controlled High-Power Driving Design for High Intensity Focused Ultrasound Application...279

Chun-Mao Chen¹, Jia-Ching Chuang², and Hao-Li Liu¹

¹*National Taiwan University, Taiwan*

²*NaviFUS Inc, Taiwan*

PS-11 (40) Electro-Optical Phase Locked Loop design for FMCW LiDAR TX in 28-nm CMOS...281

Euigeun Kim, and Jinwook Burm

Sogang University, Korea

PS-12 (57) An Area-Efficient Column Driver with Fully Nonlinear Gamma Scale for Mobile AMOLEDs...283

Jaewoong Ahn, Seung Hun Choi, Junyeol An, and Hyung-Min Lee

Korea University, Korea

PS-13 (64) Integration of In-Memory Computing Capabilities to a Self-Matching Complementary-Reference Sensing Scheme for TST-MRAM...285

Giussepe Yvanric Galvez, Andrew James Lim, Christopher Jr Camarillo, John Rey Marturillas, Mark Emmanuel Teodoro, Ellris Kristian Nuel Urfano, Anastacia Alvarez, Ryan Albert Antonio, Fredrick Angelo Galapon, Sherry Joy Alvionne Baquiran, Allen Jason Tan, Lawrence Roman Quizon

Electrical and Electronics Engineering Institute University of the Philippines-Diliman, Philippines

PS-14 (67) A Low-Noise Touch Sensor IC with Buffer-Based Current Conveyors...N/A

Jun Yeol An, Seung Hun Choi, Yoon-Kyung Choi, and Hyung-Min Lee
Korea University, Korea

PS-15 (180) LOTS: Low Overhead TSV Repair Method Using IEEE-1838 Standard Architecture...289

Sunghoon Kim, Donghyun Han, Seokjun Jang, and Sungho Kang
Yonsei University, Korea

PS-16 (239) Modeling Truncation-Based Approximation Error in Stochastic Computing Circuits...291

Keerthana Pamidimukkala¹, Kyung Ki Kim², Yong-Bin Kim³, and Minsu Choi¹

¹Missouri University of Science & Technology, USA

²Daegu University, Korea

³Northeastern University, USA

PS-17 (263) Improving Performance of Current Sensor Chip Based on Multi-Parameter Compensation...293

Goeun Woo, Sangbo Park, Hyungwon Kim
Chungbuk National University, Korea

Data Converters

PS-18 (13) 1-kS/s 12-bit SAR ADC with Burst Conversion...295

Haewoon Son, Wonseok Yang, Hoyong Jung, and Young-Chan Jang
Kumoh National Institute of Technology, Korea

PS-19 (69) First-order Continuous Time Delta-sigma Modulator with 3-bit SAR ADC and PNM DAC...297

Hye-Min Shin¹, Haewoon Son¹, Tai-Soon Park², Tae-Woo Oh², and Young-Chan Jang¹

¹Kumoh National Institute of Technology, Korea

²Haechitech Corporation, Korea

Digital Circuits, Architecture, and Systems

PS-20 (22) HVS-based AR Display Image Enhancement With Delta Look-Up Table Considering Ambient Light...299

Donghun Cho, Hyeseong Lee, Jeonghun Lee, and Jaehee You
Hongik University, Korea

PS-21 (77) Network on Chip Architecture for Depthwise Separable Convolution...N/A

Heetak Kim, Yunpyo Hong, Byungsoo Kim, and Taeho Hwang
Korea Electronics Technology Institute(KETI), Korea

- PS-22 (78) SCC: Efficient Error Correction Codes for MLC PCM...303**
Yujin Lim, Dongwhee Kim, and Jungrae Kim
Sungkyunkwan University, Korea
- PS-23 (82) Synergistic Integration: An Optimal Combination of On-Die and Rank-Level ECC for Enhanced Reliability...305**
Wonyeong Jung, Dongwhee Kim, and Jungrae Kim
Sungkyunkwan University, Korea
- PS-24 (125) Design of Wafer Vision Alignment System using Hardware Simulator...307**
JaeHyuk So, and Dong Hyun Lee
Korea Electronics Technology Institute(KETI), Korea
- PS-25 (146) CPR: Correlation-based Page Remapping...309**
Hojung Namkoong, Jungrae Kim
Sungkyunkwan University, Korea
- PS-26 (149) GPU-Based Redundancy Analysis using Partitioning Method for Memory Repair...311**
Younwoo Yoo, Hayoung Lee, Seung Ho Shin, and Sungho Kang
Yonsei University, Korea
- PS-27 (182) A Max Pooling Hardware Architecture Supporting Inference And Training For CNN Accelerators...313**
Sanghyun Kim, Eunhong Lee, Minkyu Lee, Kyungho Kim, Sang-Seol Lee, Sung-Joon Jang
Korea Electronics Technology Institute(KETI), Korea
- PS-28 (221) A Power-Efficient 10T D Flip-Flop with Dual Line of Four Switches using 65nm CMOS Technology...315**
Elim Lee, and Youngmin Kim
Hongik University, Korea
- PS-29 (223) Low-Complexity Phase Shift Design for IRS-Aided SU-MIMO Wireless Systems...317**
Jiwon Kim^{1,2}, Seungsik Moon¹, and Youngjoo Lee¹
¹*Pohang University of Science and Technology(POSTECH), Korea*
²*Samsung Electronics, Korea*

Machine Learning and AI

- PS-30 (38) Continuous Convolution Accelerator with Data Reuse based on Systolic Architecture...319**
Joungmin Park, Seongmo An, Jinyeol Kim and Seung Eun Lee
Seoul National University of Science and Technology, Korea
- PS-31 (120) Energy-Efficient Sparse Hyperdimensional Computing for Speech Recognition...321**
Kim Isaac I. Buelagala, Ginzy S. Javier, Sean Alfred A. Lipardo, James Carlo E. Sorsona, Sherry Joy Alvionne S. Baquiran, Lawrence Roman A. Quizon, Allen Jason A. Tan, Ryan Albert G. Antonio, Fredrick Angelo R. Galapon, Anastacia B. Alvarez
Electrical and Electronics Engineering Institute University of the Philippines Diliman, Philippines

- PS-32 (176)** **Distance Searching-based Hyperparameter Optimization for Restricted Coulomb Energy-based Neural Network...323**
 Kyou Jung Son, Seokhun Jeon, Jae-Hack Lee, and Byung-Soo Kim
Korea Electronics Technology Institute(KETI), Korea
- PS-33 (195)** **Hardware-Aware RCE-NN Implementation Method Using Neuron Degeneration...N/A**
 Hyeonseong Kim, Jeahack Lee, Byung-Soo Kim
Korea Electronics Technology Institute(KETI), Korea
- PS-34 (235)** **Enhancing Performance and Energy Efficiency of Reconfigurable CNN Accelerator...327**
 Bogeun Jung, Geonhui Jang, Hyungwon Kim
Chungbuk National University, Korea
- PS-35 (238)** **Efficient Object Detection through Migration-Based Neural Architecture Search...329**
 Amrita Rana, Kyung Ki Kim
Daegu University, Korea
- PS-36 (260)** **Reconfigurable Cell-Based Systolic Array Architecture for CNN Training Accelerator for Mobile Applications...331**
 SangBo Park, DongYeong Lee and HyungWon Kim
Chungbuk National University, Korea
- PS-37 (261)** **High-Speed FPGA-to-FPGA Interface for a Multi-Chip CNN Accelerator...333**
 Gitae Park, Thaising Taing, Hyungwon Kim
Chungbuk National University, Korea

SoC Design Methodology and CAD

- PS-38 (2)** **Tcl-based Simulation Platform for Light-weight ResNet Implementation...335**
 Seunghyun Park, Dongkyu Lee, and Daejin Park
Kyungpook National University, Korea
- PS-39 (70)** **Performance Comparison of Clocked Comparators Using Impulse Sensitivity Function...337**
 Taehoon Kim^{1,2}, and Woo-Seok Choi¹
¹Seoul National University, Korea
²SK hynix, Korea
- PS-40 (76)** **Redundancy Analysis Simplification Scheme for High-Speed Memory Repair...339**
 Hayoung Lee, Younwoo Yoo, Seung Ho Shin, and Sungho Kang
Yonsei University, Korea
- PS-41 (100)** **Machine Learning based Scan Chain Diagnosis for Double Faults...341**
 Hyojoon Yun, Taehyun Kim, and Sungho Kang
Yonsei University, Korea

- PS-42 (118) A New Flip-flop Shared Architecture of Test Point Insertion for Scan Design...343**
 Hyemin Kim, Sangjun Lee, Jongho Park, Sungwhan Park, and Sungho Kang
Yonsei University, Korea
- PS-43 (129) Fast Refinement on Placement Legalization for Designs with Mixed-Height Cells...345**
 Kihwan Jeon¹, and Taewhan Kim²
¹*Samsung Electronics, Korea*
²*Seoul National University, Korea*
- PS-44 (130) Optimizing Timing for Multi-bit Flip-Flop Intensive Designs Compatible with Commercial EDA Flow...347**
 Ilseon Ha¹, and Taewhan Kim²
¹*Samsung Electronics, Korea*
²*Seoul National University, Korea*
- PS-45 (154) Advanced Parasitic Capacitance Extraction using Active Learning...349**
 Donggyu Kim, Jakang Lee, and Seokhyeong Kang
Pohang University of Science and Technology(POSTECH), Korea
- PS-46 (190) Design of Energy-Efficient Cryptographically Secure Pseudo-Random Number Generators Using High-Level Synthesis...351**
 Hyeri Roh, and Woo-Seok Choi
Seoul National University, Korea
- PS-47 (200) Bayesian Optimization for Parameter Tuning in Placement-Aware Logic Synthesis...353**
 Jiwoo Nam¹, and Daijoon Hyun²
¹*Cheongju University, Korea*
²*Sejong University, Korea*

Wireline

- PS-48 (179) An Analysis of Current-mode Drivers in 40-nm CMOS Technology...355**
 Bona Lim, Hanhee Jo, and Jaeduk Han
Hanyang University, Korea