

2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2023)

**Hyderabad, India
19 – 22 November 2023**



**IEEE Catalog Number: CFP23APC-POD
ISBN: 979-8-3503-8120-7**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23APC-POD
ISBN (Print-On-Demand):	979-8-3503-8120-7
ISBN (Online):	979-8-3503-8119-1
ISSN:	2837-4576

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2023 IEEE Asia Pacific Conference On Circuits And Systems (APCCAS) **APCCAS 2023**

Table of Contents

Preface	xv
Message from the General Chairs	xvi
Message from the Technical Program Chairs	xvii
Message from the Organizing Chair	xviii
Message from the Publication Chair	xix
Conference Committee	xx
Reviewers	xxv
Best Paper Awards	xxvii

Regular Papers

Technical Papers Session: 1A

A Double Cross-Coupled Delay Cell for High-Frequency Differential Ring VCOs	1
<i>Mayank Kumar Singh (Indian Institute of Technology Ropar, India), Manish Kumar Gautam (Indian Institute of Technology Ropar, India), Puneet Singh (Indian Institute of Technology Ropar, India), Raja Sekhar Nagulapalli (Oxford Brookes University, U. K.), Devarshi Mrinal Das (Indian Institute of Technology Ropar, India), and Mahendra Sakare (Indian Institute of Technology Ropar, India)</i>	
A 17 GHz Output PLL-Based Frequency Doubler with –60dBc Fundamental Spur	6
<i>Soumith Kusumanchi (Texas Instruments India Ltd., India; Indian Institute of Technology Madras, India), Srinivas Theertham (Texas Instruments India Ltd., India), Arpan Thakkar (Texas Instruments India Ltd., India), and Nagendra Krishnapura (Indian Institute of Technology Madras, India)</i>	
Settling Time Reduction in a Phase-Locked Loop Using Pre-Emphasis	11
<i>Sumit Kumar (Indian Institute of Technology Madras, India) and Nagendra Krishnapura (Indian Institute of Technology Madras, India)</i>	
A 1-6 GHz, Sub-mW Self-Aligned Quadrature Phase Clock Generator in 1.2 V, 65 nm CMOS	16
<i>Raviteja Kammari (Indian Institute of Technology Bhubaneswar, India), Sarvesh Rajesh Tuckely (Indian Institute of Technology Bhubaneswar, India), and Vijay Shankar Pasupureddi (Indian Institute of Technology Bhubaneswar, India)</i>	

Technical Papers Session: 1B

Energy Efficient DSHE Based Analogue Multiply Accumulate Computing Crossbar Architecture	21
<i>Sandeep Soni (Indian Institute of Technology Roorkee, India), Gaurav Verma (Indian Institute of Technology Roorkee, India), Alok Kumar Shukla (Indian Institute of Technology Roorkee, India), and Brajesh Kumar Kaushik (Indian Institute of Technology Roorkee, India)</i>	
Investigation of Voltage Fault Injection Attacks on NN Inference Utilizing NVM Based Weight Storage	26
<i>Supriya Chakraborty (Indian Institute of Technology Delhi, China), Tamoghno Das (Indian Institute of Technology Delhi, China), and Manan Suri (Indian Institute of Technology Delhi, China)</i>	
A Bio-Inspired CMOS Circuit for the Excitation and Inhibition of Neuronal Oscillators	31
<i>Bharath Kumar Singh Muralidha (University of Kiel Kiel, Germany), Bakr Al Beattie (Ruhr-University Bochum, Germany), Max Uhlmann (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Karlheinz Ochs (Ruhr-University Bochum, Germany), Gerhard Kahmen (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), and Robert Rieger (University of Kiel, Germany)</i>	

Technical Papers Session: 1C

FPGA Implementation of Inversion in Galois Field Over GF(2 ^m) with FLT and ITA Using Quad Blocks	36
<i>Vamsi Vemanaboina (Indian Institute of Technology (IIT-BHU), India, India) and Kishor Prabhakar Sarawadekar (Indian Institute of Technology (IIT-BHU), India)</i>	
An FPGA Based Accelerator of the Bi-Directional Wavefront Algorithm for Pairwise Sequence Alignment	40
<i>Ajay S (Indian Institute of Science, China), Praveen V S (Indian Institute of Science, China), and Kuruvilla Varghese (Indian Institute of Science, China)</i>	
Ternary Systolic Array Architecture for Matrix Multiplication in CNFET-Memristor Technology	45
<i>Shivani Thakur (Indian Institute of Technology Mandi, India) and Srinivasu Bodapati (Indian Institute of Technology Mandi, India)</i>	
A 1-kb Sub-1 fJ/b per Access CAM Design Using 40-nm CMOS Process	50
<i>Ralph Gerard B. Sangalang (National Sun Yat-Sen University, Taiwan), Wei-Zhen Chen (National Sun Yat-Sen University, Taiwan), and Chua-Chin Wang (National Sun Yat-Sen University, Taiwan)</i>	
True Random Number Generator Implemented in ReRAM Crossbar Based on Static Stochasticity of ReRAMs	55
<i>Tanay Patni (BITS Pilani K.K.Birla Goa, India) and Abhijit Pethe (BITS Pilani K.K.Birla Goa, India)</i>	

Technical Papers Session: 3B

Digital to Pulse Converter for Analog in Memory Compute Applications	60
<i>Sanmitra Bharat Naik (Globalfoundries Engineering Pvt. Ltd., China)</i> <i>and Asif Iqbal (Globalfoundries Engineering Pvt. Ltd., China)</i>	
Bit-Flip Attack Detection for Secure Sparse Matrix Computations on FPGA	65
<i>Noble G (Indian Institute of Information Technology Kottayam, India),</i> <i>Nalesh S (Cochin University of Science and Technology, Kochi, India),</i> <i>and Kala S (Indian Institute of Information Technology Kottayam,</i> <i>India)</i>	

Technical Papers Session: 4B

Passive RF Resonant Receiver with Voltage Gain for Wireless Power Transfer System	70
<i>Vikas Kumar (Indian Institute of Technology Delhi, China), Santosh</i> <i>Parajuli (Indian Institute of Technology Delhi, China), Shivansh</i> <i>Awasthi (Indian Institute of Technology Delhi, China), Gayatri Ranade</i> <i>(University at Buffalo NewYork, USA), Kartik Tyagi (Indian Institute</i> <i>of Technology Delhi, China), Saheli Roy Chowdhury (Indian Institute of</i> <i>Technology Delhi, China), Rahul Jaiswal (Indian Institute of</i> <i>Technology Delhi, China), Thomas George Thundat (University at Buffalo</i> <i>NewYork, USA), and Ankur Gupta (Indian Institute of Technology Delhi,</i> <i>China)</i>	
TinyRadar for Gesture Recognition: A Low-Power System for Edge Computing	75
<i>Dileep Kankipat (Indian Institute of Science, India), Madhu Munasala</i> <i>(Indian Institute of Science, India), Nikitha Sai Dasari (Indian</i> <i>Institute of Science, India), Satyapreet Yadav (Indian Institute of</i> <i>Science, India), Sandeep Rao (Texas Instruments, India), and Chetan</i> <i>Singh Thakur (Indian Institute of Science, India)</i>	
Novel Label Flipping Dataset Poisoning Attack Against ML-Based HT Detection Systems	80
<i>Richa Sharma (Bennett University, India; ABV-Indian Institute of</i> <i>Information Technology and Management, India), G.K. Sharma (Bennett</i> <i>University, India; ABV-Indian Institute of Information Technology and</i> <i>Management, India), and Manisha Pattanaik (Bennett University, India;</i> <i>ABV-Indian Institute of Information Technology and Management, India)</i>	
LOKI: A Secure FPGA Prototyping of IoT IP with Lightweight Logic Locking	85
<i>Jugal Gandhi (AcSIR, India; CSIR-CEERI, India), Diksha Shekawat</i> <i>(AcSIR, India; CSIR-CEERI, India), M Santosh (AcSIR, India;</i> <i>CSIR-CEERI, India), and Jai Gopal Pandey (AcSIR, India; CSIR-CEERI,</i> <i>India)</i>	
Power Efficient Hardware Fingerprint: Exploiting Process-Variations in A Quasi-Planar 14nm FinFET	90
<i>Jyoti Patel (Indian Institute of Technology Roorkee, China), Govind</i> <i>Sharma (NIT, Uttarakhand, India), Chitraja Rajan (Shree Ramdeobaba</i> <i>College of Engineering and Management, India), Vivek Kumar (NIT</i> <i>Uttarakhand; IIT Roorkee, India), and Sudeb Dasgupta (Indian Institute</i> <i>of Technology Roorkee, India)</i>	

Technical Papers Session: 4C

Power-Efficient Approximate Multipliers Leveraging Hybrid CMOS-Memristor Paradigm	95
<i>Monika Pokharia (Indian Institute of Technology, India), Ravi Sadanand Hegde (Indian Institute of Technology, India), and Joyce M. Mekie (Indian Institute of Technology, India)</i>	
ABB Assisted Area Efficient Vernier Delay Line Time-to-Digital Converter for Low Voltage Applications	100
<i>Ravi Ravi (Indian Institute of Technology, India), Lomash Chandra Acharya (Indian Institute of Technology, India), Mahipal Dargupally (Indian Institute of Technology, India), Neha Gupta (Indian Institute of Technology, India), Neeraj Mishra (Indian Institute of Technology, India), Lalit Dani (Indian Institute of Technology, India), Nilotpal Sarma (Indian Institute of Technology, India), Devesh Dwivedi (Indian Institute of Technology, India), Sudeb Dasgupta (Indian Institute of Technology, India), and Anand Bulusu (Indian Institute of Technology, India)</i>	
An Efficient Standard Cell Design Methodology by Exploiting Body Biasing and Poly Biasing in FDSOI for NTV Regime	105
<i>Mahipal Dargupally (IIT Roorkee, India), Lomash Chandra Acharya (IIT Roorkee, India), Khoirom Johnson Singh (IIT Roorkee, India), Neha Gupta (IIT Roorkee, India), Arvind Sharma (IMEC, Belgium), Sudeb Dasgupta (IIT Roorkee, India), and Anand Bulusu (IIT Roorkee, India)</i>	
Reinforcement Learning Based Prefetch-Control Mechanism	110
<i>Soma Niloy Ghosh (COEP Technological University, India), Vineet Sahula (Malaviya National Institute of Technology, India), and Lava Bhargava (Malaviya National Institute of Technology, India)</i>	

Technical Papers Session: 5B

Comparative Analysis of SPAD Models for Low-Light Imaging	115
<i>Harshith Nimmagadda (IIIT Hyderabad, India) and Anshu Sarje (IIIT Hyderabad, India)</i>	
Implementation and Comparative Analysis of Flexible Micro-Heater Circuits for Lab-on-a-Chip Applications	120
<i>Vikranth Varma Kosuri (IIIT Hyderabad, India), Anjali Singh (IIIT Hyderabad, India), and Anshu Sarje (IIIT Hyderabad, India)</i>	
A High-Impedance 3-MOSFET Pseudo-Resistor for Instrumentation Amplifiers of Biomedical Sensors	125
<i>Feng Yan (Sun Yat-Sen University, China), Kangkang Sun (Sun Yat-Sen University, China), Zhipeng Li (Sun Yat-Sen University, China), Jian Guan (Sun Yat-Sen University, China), Bingjun Xiong (Sun Yat-Sen University, China), and Jingjing Liu (Sun Yat-Sen University, China)</i>	
Deep Learning Based Portable Respiratory Sound Classification System	129
<i>Adithya Sunil Edakkadan (International Institute of Information Technology, India) and Abhishek Srivastava (International Institute of Information Technology, India)</i>	

Technical Papers Session: 5C

A Self-Biased Subthreshold CMOS Voltage Reference With Temperature Compensation Circuit for IoT Self-Powered Sensor Applications	134
<i>Yuxuan Huang (Sun Yat-Sen University, China), Feng Yan (Sun Yat-Sen University, China), Kangkang Sun (Sun Yat-Sen University, China), and Jingjing Liu (Sun Yat-Sen University, China)</i>	
A 197 dBc/Hz FoMT 24.8-28.97 GHz Class-F VCO Using Single-Turn Multi-Tap Inductor	139
<i>Anik Batabyal (IIT Bombay, India) and Rajesh Zele (IIT Bombay, India)</i>	
Analysis of Switched-RC N-Path Filters with Finite Switch Resistance and Switched Gm — C Filters Using the Adjoint Network	144
<i>Endersh Soni (Indian Institute of Technology Roorkee, India) and Saravana Manivannan (Indian Institute of Technology Roorkee, India)</i>	
A Low-Loss, Compact Wideband True-Time-Delay Line for Sub-6GHz Applications Using N-Path Filters	149
<i>Mohmad Aasif Bhat (IIT Kanpur, India) and Imon Mondal (IIT Kanpur, India)</i>	
Modified Gm-Free Assisted Opamp Technique in Continuous Time Delta Sigma Modulators	154
<i>Sayan Banerjee (Indian Institute of Technology, India) and Ankesh Jain (Indian Institute of Technology, India)</i>	

Technical Papers Session: 6B

Low Precision Floating Point Spectral Feature Extraction Engine for Closed-Loop Neuromodulation	159
<i>Sagar Mahajan (IIT Bombay, India), Poulami Mandal (IIT Bombay, India), and Laxmeesha Somappa (IIT Bombay, India)</i>	
Noise Efficient Three-Channel Amplifier for MEMS Cantilever Readout	164
<i>Sebastian Simmich (Networked Electronic Systems University of Kiel, Germany), Patrick Wiegand (Networked Electronic Systems University of Kiel, Germany), and Robert Rieger (Networked Electronic Systems University of Kiel, Germany)</i>	
Sensor Node with Position Validation Towards Camptocormia Measurement at Home	169
<i>Kamran Naderi Beni (Kiel University, Germany), Matthias Christoph Eger (Kiel University, Germany), Nils. G. Margraf (Neurological Clinic University Hospital Schleswig-Holstein, Germany), and Robert Rieger (Kiel University, Germany)</i>	
Implementation of FFT Using Low-Precision Floating Point for Rapid High Precision MEMS Readouts	173
<i>Hitesh Kumar Sahu (IIT Bombay, India), Emon Sarkar (IIT Bombay, India), and Laxmeesha Somappa (IIT Bombay, India)</i>	
Efficient CORDIC Architectures for FFT Based All Digital Resonator Frequency Estimation	178
<i>Pushkar Sathe (IIT Bombay, India), Ajay Verma (IIT Bombay, India), and Laxmeesha Somappa (IIT Bombay, India)</i>	

Technical Papers Session: 7A

A Novel Low-Power Shift-Register Controller for Digital Low-Dropout Regulators	183
<i>Kartikay Mani Tripathi (Indian Institute of Technology Roorkee, India), Madhav Pathak (IOWA State University, USA), Sanjeev Manhas (Indian Institute of Technology Roorkee, India), and Anand Bulusu (Indian Institute of Technology Roorkee, India)</i>	
A 95-nA Quiescent-Current Fast-Transient Output-Capacitor-Less LDO with Enhanced Load Regulation for IoT Applications	188
<i>Raghav Bansal (Indian Institute of Technology Delhi, India) and Shouri Chatterjee (Indian Institute of Technology Delhi, India)</i>	
A Novel Architecture with Nullified Parasitic Capacitance for Accurate FuSa Detection	193
<i>Anup J Deka (Intel Technology India Pvt Ltd, India), Biswarup Rana (Intel Technology India Pvt Ltd, India), and Shuvoshree Bhattacharya (Intel Technology India Pvt Ltd, India)</i>	
Sub-Nanosecond Delay High Voltage Level Shifter in 0.18 μ m HV-CMOS Technology for Cryo-Cooler Electronics	197
<i>Nishant Kumar (Space Applications Centre, ISRO; Graduate Student Member), Hari Shanker Gupta (Space Applications Centre, ISRO; Senior Member), Nilesh M. Desai (Space Applications Centre, ISRO), and Nihar Ranjan Mohapatra (IIT Gandhinagar, India; Senior Member)</i>	

Technical Papers Session: 7B

A Transient-Enhanced Capacitor-Less LDO With 30-MHz Bandwidth and High Slew Rate	202
<i>Wangchen Fan (Southeast University, China), Zhongyuan Fang (Southeast University, China), Yongjia Li (Southeast University, China), Minggang Chen (Southeast University, China), and Weifeng Sun (Southeast University, China)</i>	
Large Network of Wide-Range Analog Voltage Observers for Debug & Testability	207
<i>Tapas Nandy (Intel Technology India Pvt. Ltd., India), Ashish Joshi (Intel Technology India Pvt. Ltd., India), and Sanjoy Kumar Dey (Intel Technology India Pvt. Ltd., India)</i>	
Efficient Dilution of a Fluid from its Related Arbitrary Stock Solutions Using MEDA Biochips	212
<i>Surya Naga Aditya V. Dupukuntla (IIT Roorkee, India), Koushik Sai Nimmaturi (IIT Roorkee, India), Tamal Mandal (IIT Roorkee, India), Sathwik Abramoni (IIT Roorkee, India), and Sudip Roy (IIT Roorkee, India)</i>	
An 8-Channel TDM Spectral Feature Extraction for Neuromodulation SoC	217
<i>K Akhilesh Rao (Indian Institute of Technology Bombay, India) and Laxmeesha Somappa (Indian Institute of Technology Bombay, India)</i>	

Technical Papers Session: 7C

V2Va: An Efficient Verilog-to-Verilog-A Translator for Accelerated Mixed-Signal Simulation.....	222
<i>Yicong Shao (Shanghai Jiao Tong University, China), Chao Wang (Shanghai Jiao Tong University, China), Wangzilu Lu (Shanghai Jiao Tong University, China), Zhiwen Gu (Shanghai Jiao Tong University, China), Longfan Li (Shanghai Jiao Tong University, China), Jiajie Huang (Shanghai Jiao Tong University, China), Yuhang Zhang (Shanghai Jiao Tong University, China), Wei Mao (Hangzhou Institute of Technology, Xidian University, China), and Yongfu Li (Shanghai Jiao Tong University, China)</i>	
Exploiting Node Level Algorithm Diversity for Distributed Compressed Sensing	227
<i>Ketan Atul Bapat (Indian Institute of Technology Kharagpur, India) and Mrityunjay Chakraborty (Indian Institute of Technology Kharagpur, India)</i>	

Poster Papers

Architectural Exploration of Heterogeneous FPGAs for Performance Enhancement of ML Benchmarks	232
<i>Anubhav Mishra (International Institute of Information Technology Bangalore, India), Nanditha Rao (International Institute of Information Technology Bangalore, India), Ganesh Gore (The University of Utah), and Xifan Tang (RapidSilicon)</i>	
Multiplexer & Memory Efficient Bit-Reversal Algorithms	236
<i>Basamgari Bhanu Prakash Reddy (IIIT Allahabad, India), Nitish Kumar (IIIT Allahabad, India), Kavindra Kandpal (IIIT Allahabad, India), and Manish Goswami (IIIT Allahabad, India)</i>	
A1RL: Approximate 1-row-LUT-Based Low-Power Signed Multipliers for DSP and Machine Learning Applications on FPGAs	241
<i>Zainab Aizaz (Maulana Azad National Institute of Technology, India), Kavita Khare (Maulana Azad National Institute of Technology, India), Mohd. Anas Khan (National Institute of Technology, India), Mahesh Kumar Singh (National Institute of Technology, India), and Dhandapani Vaithianathan (National Institute of Technology, India)</i>	
Double Gate JLT Based New TIGFET for Dynamic C ² MOS Application	246
<i>Tika Ram Pokhrel (National Institute of Technology Arunachal Pradesh, India) and Alak Majumder (National Institute of Technology Arunachal Pradesh, India)</i>	
Modelling the Effect of Output-Dependent Integrator Gain on the Unadjusted Error of Inverter Based 1st Order $\Sigma\Delta$ ADC	251
<i>Ashish Joshi (Intel Technology India Pvt. Ltd., India), Tapas Nandy (Intel Technology India Pvt. Ltd., India), Aashish T R (Intel Technology India Pvt. Ltd., India), Mayank Devam (Intel Technology India Pvt. Ltd., India), and Sanjoy Kumar Dey (Intel Technology India Pvt. Ltd., India)</i>	
A 0.6V 10-bit 20kHz Capacitor Splitting Bypass Window SAR ADC for Biomedical Applications ...	256
<i>Kangkang Sun (Sun Yat-Sen University, China), Feng Yan (Sun Yat-Sen University, China), Huan Wu (Sun Yat-Sen University, China), and Jingjing Liu (Sun Yat-Sen University, China)</i>	

Programmable Binary Weighted Time-Domain Vector Matrix Multiplier for In-Memory Computing ...	261
<i>Bipul Boro (IIT Guwahati, India), Ashvinikumar Dongre (IIT Guwahati, India), Rushik Parmar (IIT Guwahati, India), and Gaurav Trivedi (IIT Guwahati, India)</i>	
2-Level Miller Detection-Based High Side Gate Driver Design for Power MOSFETs	266
<i>Oliver Lexter July A. Jose (National Sun Yat-Sen University, Taiwan), Venkata Naveen Kolakaluri (National Sun Yat-Sen University, Taiwan), Jui-Min Kuo (National Sun Yat-Sen University, Taiwan), Ming-Chin Mitch Chou (National Sun Yat-Sen University, Taiwan), and Chua-Chin Wang (National Sun Yat-Sen University, Taiwan)</i>	
A 2.6-GHz I/O Buffer for DDR4 & DDR5 SDRAMs in 16-nm FinFET CMOS Process	271
<i>Jhih-Ying Ke (National Sun Yat-Sen University, Taiwan), Lean Karlo Santos Tolentino (National Sun Yat-Sen University, Taiwan; Technological University of the Philippines, Philippines), Cheng-Yao Lo (National Sun Yat-Sen University, Taiwan), Tzung-Je Lee (National Sun Yat-Sen University, Taiwan), and Chua-Chin Wang (National Sun Yat-Sen University, Taiwan)</i>	
High-Precision Open-Loop Time Amplifier Using Current Regulator	276
<i>Yusuke Toyoshima (Kagoshima University Kagoshima, Japan), Ryosuke Kamiya (Kagoshima University Kagoshima, Japan), and Kenichi Ohhata (Kagoshima University Kagoshima, Japan)</i>	
A Robust Overdesign Prevention Circuit Technique Under Widely Varying Ambient Conditions ..	280
<i>Mayank Anupam (Indian Institute of Technology, India) and Imon Mondal (Indian Institute of Technology, India)</i>	
Radial Basis Function Based Surrogate-Assisted Metaheuristic Approach for Variability Analysis	285
<i>Joel Thomas (Indian Institute of Technology Jodhpur, India) and Jai Narayan Tripathi (Indian Institute of Technology Jodhpur, India)</i>	
On Edge FPN Reduction in CMOS Image Sensor Using CNN with Attention Mechanism	289
<i>Sandeep Kodam (Indian Institute of Technology, India), Wilfred Kisku (Indian Institute of Technology, India), Amandeep Kaur (Indian Institute of Technology, India), and Deepak Mishra (Indian Institute of Technology, India)</i>	
CAWPR: Contention Aware Write Preemptive Management Policy for Hybrid Last Level Caches .	294
<i>Swatilekha Majumdar (Indian Institute of Technology Delhi, India)</i>	
Harnessing Hybrid Clock Tree Topology to Boost PPA in Highly Utilized Designs	299
<i>Lakshmi Sarvaani P (IIT Tirupati, India), Subba Ramkumar Reddy A (Intel, India), and Vikramkumar Pudi (IIT Tirupati, India)</i>	
A Cryogenic Voltage Regulator with Integrated Voltage Reference in 22 nm FDSOI Technology	304
<i>A. R. Cabrera-Galicia (Forschungszentrum Jülich / ZEA2, Germany), A. Ashok (Forschungszentrum Jülich / ZEA2, Germany), P. Vliex (Forschungszentrum Jülich / ZEA2, Germany), A. Kruth (Forschungszentrum Jülich / ZEA2, Germany), A. Zambanini (Forschungszentrum Jülich / ZEA2, Germany), and S. Van Waasen (Forschungszentrum Jülich / ZEA2, Germany; University Duisburg-Essen, Germany)</i>	

High Throughput Hardware Acceleration for Image Generation Using HLS	309
<i>A Bhanu Prasad (Indian Institute of Science Bangalore, India) and Kuruville Varghese (Indian Institute of Science Bangalore, India)</i>	
An Intelligent CMOS Image Sensor System Using Edge Information for Image Classification	314
<i>Wilfred Kisku (Indian Institute of Technology, India), Prateek Khandelwal (Indian Institute of Technology, India), Amandeep Kaur (Indian Institute of Technology, India), and Deepak Mishra (Indian Institute of Technology, India)</i>	
ECG Artifacts Suppression Using the NLSRA-Based Cascaded Fixed Point Interference Canceller	319
<i>Mohammed Mujahid Ulla Faiz (Presidency University, India), Azzedine Zerguine (KFUPM, Saudi Arabia), and Izzet Kale (Applied DSP and VLSI Research Group, University of Westminster, United Kingdom)</i>	
A MATE-GDBF Algorithm for Irregular Punctured LDPC Codes and Its Decoder Implementation	323
<i>Xiao-Juan Huang (National Yang Ming Chiao Tung University, Taiwan), Li-Wei Liu (National Yang Ming Chiao Tung University, Taiwan), Yen-Chin Liao (National Yang Ming Chiao Tung University, Taiwan), Hsie-Chia Chang (National Yang Ming Chiao Tung University, Taiwan), and Sau-Gee Chen (National Yang Ming Chiao Tung University, Taiwan)</i>	
Energy Harvester Powered Fully Digital ECG Front End Acquisition with Integrated TDC	328
<i>Biswajit Mishra (ULP IC Lab, DA-IICT, India) and Purvi Patel (ULP IC Lab, DA-IICT, India)</i>	
NDIE: A Near DRAM Inference Engine Exploiting DIMM's Parallelism	333
<i>Palash Das (IIT Jodhpur, India) and Hemangee K. Kapoor (IIT Guwahati, India)</i>	
All Digital Minimum Energy Point Detection for Ultra Low Power CMOS Circuits	338
<i>Purvi Patel (ULP IC Lab, DA-IICT, India) and Biswajit Mishra (ULP IC Lab, DA-IICT, India)</i>	
Efficient Hardware Design of Parameterized Posit Multiplier and Posit Adder	343
<i>Sadhu Sai Ram (Indian Institute of Science, India) and Kuruville Varghese (Indian Institute of Science, India)</i>	
Real-Time Zero-Phase Digital Filter Using Recurrent Neural Network	348
<i>Tantep Sinjanakhom (Aalto University, Finland) and Sorawat Chivapreecha (King Mongkut's Institute of Technology Ladkrabang, Thailand)</i>	
Design and Characterization of Quantum Cellular Automata (QCA) Based Optimized Circuits for Emerging Technologies	353
<i>Sourav Karmakar (IIIT Hyderabad, India), Anshu Sarje (IIIT Hyderabad, India), and Aftab M. Hussain (IIIT Hyderabad, India)</i>	
Design of a Wideband 8-20 GHz Receiver Front-End with Reduced Local Oscillator Phase-Error in 4-Path Mixer	358
<i>Arpit Sahni (IIIT Hyderabad, India) and Abhishek Srivastava (IIIT Hyderabad, India)</i>	
Mismatch Tolerant Negative Conductance Load Tuning for High Gain OTAs	363
<i>Mayur S. Marinaik (Indian Institute of Technology Dharwad, India) and Naveen Kadayinti (Indian Institute of Technology Dharwad, India)</i>	

On a Piecewise Linear Function Approximation for Quantum Computation	367
<i>Hideaki Okazaki (Shonan Institute of Technology, Japan)</i>	
A 0.9V Current-Mode Bandgap Reference with Wideband PSRR Better than 70dB from -40°C to 75°C	371
<i>S Tarun Varma (ams OSRAM, India) and Krishna Kanth Avalur (ams OSRAM, India)</i>	
An Innovative Write Circuitry for Enhancing a 3nm L1 Cache Performance Across Wide DVFS Range	375
<i>Sandipan Sinha (Ramesh Halli, Gurumurthy), Manish Trivedi (Ramesh Halli, Gurumurthy), Jaswinder Singh Sidhu (Ramesh Halli, Gurumurthy), Sriharsha Enjapuri (Ramesh Halli, Gurumurthy), Deepesh Gujjar (Ramesh Halli, Gurumurthy), Ramesh Halli (Ramesh Halli, Gurumurthy), and Girishankar Gurumurthy (Ramesh Halli, Gurumurthy)</i>	
Author Index	379