## 2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2023)

Hyderabad, India 19 – 22 November 2023



**IEEE Catalog Number: CFP23APC-POD ISBN**:

979-8-3503-8120-7

## Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP23APC-POD

 ISBN (Print-On-Demand):
 979-8-3503-8120-7

 ISBN (Online):
 979-8-3503-8119-1

ISSN: 2837-4576

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 2023 IEEE Asia Pacific Conference On Circuits And Systems (APCCAS) APCCAS 2023

#### **Table of Contents**

Preface	xv
Message from the General Chairs	xvi
Message from the Technical Program Chairs	xvii
Message from the Organizing Chair	xviii
Message from the Publication Chair	
Conference Committee	xx
Reviewers	xxv
Best Paper Awards	xxvii
Regular Papers	
Technical Papers Session: 1A	
A Double Cross-Coupled Delay Cell for High-Frequency Differential Ring V Mayank Kumar Singh (Indian Institute of Technology Ropar, India), Manish Kumar Gautam (Indian Institute of Technology Ropar, India), Puneet Singh (Indian Institute of Technology Ropar, India), Raja Sekhar Nagulapalli (Oxford Brookes University, U. K.), Devarshi Mrinal Das (Indian Institute of Technology Ropar, India), and Mahendra Sakare (Indian Institute of Technology Ropar, India)	/COs1
A 17 GHz Output PLL-Based Frequency Doubler with –60dBc Fundamental Soumith Kusumanchi (Texas Instruments India Ltd., India; Indian Institute of Technology Madras, India), Srinivas Theertham (Texas Instruments India Ltd., India), Arpan Thakkar (Texas Instruments India Ltd., India), and Nagendra Krishnapura (Indian Institute of Technology Madras, India)	Spur6
Settling Time Reduction in a Phase-Locked Loop Using Pre-Emphasis Sumit Kumar (Indian Institute of Technology Madras, India) and Nagendra Krishnapura (Indian Institute of Technology Madras, India)	11
A 1-6 GHz, Sub-mW Self-Aligned Quadrature Phase Clock Generator in 1.2 Raviteja Kammari (Indian Institute of Technology Bhubaneswar, India), Sarvesh Rajesh Tuckely (Indian Institute of Technology Bhubaneswar, India), and Vijay Shankar Pasupureddi (Indian Institute of Technology Bhubaneswar, India)	V, 65 nm CMOS16

### **Technical Papers Session: 1B**

Energy Efficient DSHE Based Analogue Multiply Accumulate Computing Crossbar Architecture 21 Sandeep Soni (Indian Institute of Technology Roorkee, India), Gaurav Verma (Indian Institute of Technology Roorkee, India), Alok Kumar Shukla (Indian Institute of Technology Roorkee, India), and Brajesh Kumar Kaushik (Indian Institute of Technology Roorkee, India)
Investigation of Voltage Fault Injection Attacks on NN Inference Utilizing NVM Based  Weight Storage
Suri (Indian Institute of Technology Delhi, China)  A Bio-Inspired CMOS Circuit for the Excitation and Inhibition of Neuronal Oscillators
Technical Papers Session: 1C
FPGA Implementation of Inversion in Galois Field Over GF(2m) with FLT and ITA Using Quad Blocks
An FPGA Based Accelerator of the Bi-Directional Wavefront Algorithm for Pairwise Sequence Alignment
Ternary Systolic Array Architecture for Matrix Multiplication in CNFET-Memristor  Technology
A 1-kb Sub-1 fJ/b per Access CAM Design Using 40-nm CMOS Process
True Random Number Generator Implemented in ReRAM Crossbar Based on Static Stochasticity of ReRAMs

### **Technical Papers Session: 3B**

Digital to Pulse Converter for Analog in Memory Compute Applications 60 Sanmitra Bharat Naik (Globalfoundries Engineering Pvt. Ltd., China) and Asif Iqbal (Globalfoundries Engineering Pvt. Ltd., China)
Bit-Flip Attack Detection for Secure Sparse Matrix Computations on FPGA
Technical Papers Session: 4B
Passive RF Resonant Receiver with Voltage Gain for Wireless Power Transfer System
TinyRadar for Gesture Recognition: A Low-Power System for Edge Computing
Novel Label Flipping Dataset Poisoning Attack Against ML-Based HT Detection Systems
LOKI: A Secure FPGA Prototyping of IoT IP with Lightweight Logic Locking
Power Efficient Hardware Fingerprint: Exploiting Process-Variations in A Quasi-Planar 14nm FinFET

### **Technical Papers Session: 4C**

Power-Efficient Approximate Multipliers Leveraging Hybrid CMOS-Memristor Paradigm Monika Pokharia (Indian Institute of Technology, India), Ravi Sadanand Hegde (Indian Institute of Technology, India), and Joycee M. Mekie (Indian Institute of Technology, India)	95
ABB Assisted Area Efficient Vernier Delay Line Time-to-Digital Converter for Low Voltage	
Applications	100
Ravi Ravi (Indian Institute of Technology, India), Lomash Chandra	
Acharya (Indian Institute of Technology, India), Mahipal Dargupally	
(Indian Institute of Technology, India), Neha Gupta (Indian Institute	
of Technology, India), Neeraj Mishra (Indian Institute of Technology,	
India), Lalit Dani (Indian Institute of Technology, India), Nilotpal	
Sarma (Indian Institute of Technology, India), Devesh Dwivedi (Indian	
Institute of Technology, India), Sudeb Dasgupta (Indian Institute of	
Technology, India), and Anand Bulusu (Indian Institute of Technology, India)	
An Efficient Standard Cell Design Methodology by Exploiting Body Biasing and Poly Biasing	405
in FDSOI for NTV Regime	105
Mahipal Dargupally (IIT Roorkee, India), Lomash Chandra Acharya (IIT	
Roorkee, India), Khoirom Johnson Singh (IIT Roorkee, India), Neha Gupta (IIT Roorkee, India), Arvind Sharma (IMEC, Belgium), Sudeb	
Dasgupta (IIT Roorkee, India), and Anand Bulusu (IIT Roorkee, India)	
Reinforcement Learning Based Prefetch-Control Mechanism	110
Soma Niloy Ghosh (COEP Technological University, India), Vineet Sahula (Malaviya National Institute of Technology, India), and Lava Bhargava (Malaviya National Institute of Technology, India)	
Technical Papers Session: 5B	
Comparative Analysis of SPAD Models for Low-Light Imaging	115
Implementation and Comparative Analysis of Flexible Micro-Heater Circuits for	
Lab-on-a-Chip Applications	120
Vikranth Varma Kosuri (IIIT Hyderabad, India), Anjali Singh (IIIT	
Hyderabad, India), and Anshu Sarje (IIIT Hyderabad, India)	
A High-Impedance 3-MOSFET Pseudo-Resistor for Instrumentation Amplifiers of Biomedical	
Sensors	125
Feng Yan (Sun Yat-Sen University, China), Kangkang Sun (Sun Yat-Sen	
University, China), Zhipeng Li (Sun Yat-Sen University, China), Jian	
Guan (Sun Yat-Sen University, China), Bingjun Xiong (Sun Yat-Sen	
University, China), and Jingjing Liu (Sun Yat-Sen University, China)	
Deep Learning Based Portable Respiratory Sound Classification System  Adithya Sunil Edakkadan (International Institute of Information Technology, India) and Abhishek Srivastava (International Institute of Information Technology, India)	129
, 607	

### **Technical Papers Session: 5C**

A Self-Biased Subthreshold CMOS Voltage Reference With Temperature Compensation Circuit for IoT Self-Powered Sensor Applications
A 197 dBc/Hz FoMT 24.8-28.97 GHz Class-F VCO Using Single-Turn Multi-Tap Inductor
Analysis of Switched-RC N-Path Filters with Finite Switch Resistance and Switched Gm — C Filters Using the Adjoint Network
A Low-Loss, Compact Wideband True-Time-Delay Line for Sub-6GHz Applications Using N-Path Filters
Modified Gm-Free Assisted Opamp Technique in Continuous Time Delta Sigma Modulators 154 Sayan Banerjee (Indian Institute of Technology, India) and Ankesh Jain (Indian Institute of Technology, India)
Technical Papers Session: 6B
Low Precision Floating Point Spectral Feature Extraction Engine for Closed-Loop Neuromodulation
Noise Efficient Three-Channel Amplifier for MEMS Cantilever Readout
Sensor Node with Position Validation Towards Camptocormia Measurement at Home
Implementation of FFT Using Low-Precision Floating Point for Rapid High Precision MEMS Readouts
Efficient CORDIC Architectures for FFT Based All Digital Resonator Frequency Estimation

### **Technical Papers Session: 7A**

A Novel Low-Power Shift-Register Controller for Digital Low-Dropout Regulators
A 95-nA Quiescent-Current Fast-Transient Output-Capacitor-Less LDO with Enhanced Load Regulation for IoT Applications
A Novel Architecture with Nullified Parasitic Capacitance for Accurate FuSa Detection
Sub-Nanosecond Delay High Voltage Level Shfifter in 0.18µm HV-CMOS Technology for Cryo-Cooler Electronics
A Transient-Enhanced Capacitor-Less LDO With 30-MHz Bandwidth and High Slew Rate
University, China), Yongjia Li (Southeast University, China), Minggang Chen (Southeast University, China), and Weifeng Sun (Southeast University, China)
Chen (Southeast University, China), and Weifeng Sun (Southeast
Chen (Southeast University, China), and Weifeng Sun (Southeast University, China)  Large Network of Wide-Range Analog Voltage Observers for Debug & Testability

### **Technical Papers Session: 7C**

V2Va: An Efficient Verilog-to-Verilog-A Translator for Accelerated Mixed-Signal Simulation	2
Exploiting Node Level Algorithm Diversity for Distributed Compressed Sensing	7
Poster Papers	
Architectural Exploration of Heterogeneous FPGAs for Performance Enhancement of ML	_
Benchmarks	_
Multiplexer & Memory Efficient Bit-Reversal Algorithms	6
A1RL: Approximate 1-row-LUT-Based Low-Power Signed Multipliers for DSP and Machine Learning Applications on FPGAs	1
Double Gate JLT Based New TIGFET for Dynamic C^2MOS Application	6
<ul> <li>Modelling the Effect of Output-Dependent Integrator Gain on the Unadjusted Error of Inverter Based 1st Order ΣΔ ADC</li></ul>	1
A 0.6V 10-bit 20kHz Capacitor Splitting Bypass Window SAR ADC for Biomedical Applications 25 Kangkang Sun (Sun Yat-Sen University, China), Feng Yan (Sun Yat-Sen University, China), Huan Wu (Sun Yat-Sen University, China), and Jingjing Liu (Sun Yat-Sen University, China)	6

Programmable Binary Weighted Time-Domain Vector Matrix Multiplier for In-Memory Computing $\dots$ 261
Bipul Boro (IIT Guwahati, India), Ashvinikumar Dongre (IIT Guwahati, India), Rushik Parmar (IIT Guwahati, India), and Gaurav Trivedi (IIT Guwahati, India)
2-Level Miller Detection-Based High Side Gate Driver Design for Power MOSFETs
A 2.6-GHz I/O Buffer for DDR4 & DDR5 SDRAMs in 16-nm FinFET CMOS Process
High-Precision Open-Loop Time Amplifier Using Current Regulator 276  Yusuke Toyoshima (Kagoshima University Kagoshima, Japan), Ryosuke  Kamiya (Kagoshima University Kagoshima, Japan), and Kenichi Ohhata (Kagoshima University Kagoshima, Japan)
A Robust Overdesign Prevention Circuit Technique Under Widely Varying Ambient Conditions 280 Mayank Anupam (Indian Institute of Technology, India) and Imon Mondal (Indian Institute of Technology, India)
Radial Basis Function Based Surrogate-Assisted Metaheuristic Approach for Variability  Analysis
On Edge FPN Reduction in CMOS Image Sensor Using CNN with Attention Mechanism
CAWPR: Contention Aware Write Preemptive Management Policy for Hybrid Last Level Caches . 294 Swatilekha Majumdar (Indian Institute of Technology Delhi, India)
Harnessing Hybrid Clock Tree Topology to Boost PPA in Highly Utilized Designs
A Cryogenic Voltage Regulator with Integrated Voltage Reference in 22 nm FDSOI Technology 304 A. R. Cabrera-Galicia (Forschungszentrum Jülich / ZEA2, Germany), A. Ashok (Forschungszentrum Jülich / ZEA2, Germany), P. Vliex (Forschungszentrum Jülich / ZEA2, Germany), A. Kruth (Forschungszentrum Jülich / ZEA2, Germany), A. Zambanini (Forschungszentrum Jülich / ZEA2, Germany), and S. Van Waasen (Forschungszentrum Jülich / ZEA2, Germany; University Duisburg-Essen, Germany)

High Throughput Hardware Acceleration for Image Generation Using HLS	309
An Intelligent CMOS Image Sensor System Using Edge Information for Image Classification 3 Wilfred Kisku (Indian Institute of Technology, India), Prateek Khandelwal (Indian Institute of Technology, India), Amandeep Kaur (Indian Institute of Technology, India), and Deepak Mishra (Indian Institute of Technology, India)	314
ECG Artifacts Suppression Using the NLSRA-Based Cascaded Fixed Point Interference Canceller	319
A MATE-GDBF Algorithm for Irregular Punctured LDPC Codes and Its Decoder Implementation 3 Xiao-Juan Huang (National Yang Ming Chiao Tung University, Taiwan), Li-Wei Liu (National Yang Ming Chiao Tung University, Taiwan), Yen-Chin Liao (National Yang Ming Chiao Tung University, Taiwan), Hsie-Chia Chang (National Yang Ming Chiao Tung University, Taiwan), and Sau-Gee Chen (National Yang Ming Chiao Tung University, Taiwan)	3 <b>2</b> 3
Energy Harvester Powered Fully Digital ECG Front End Acquisition with Integrated TDC	328
NDIE: A Near DRAM Inference Engine Exploiting DIMM's Parallelism	333
All Digital Minimum Energy Point Detection for Ultra Low Power CMOS Circuits	338
Efficient Hardware Design of Parameterized Posit Multiplier and Posit Adder	343
Real-Time Zero-Phase Digital Filter Using Recurrent Neural Network  Tantep Sinjanakhom (Aalto University, Finland) and Sorawat  Chivapreecha (King Mongkut's Institute of Technology Ladkrabang,  Thailand)	348
Design and Characterization of Quantum Cellular Automata (QCA) Based Optimized Circuits for Emerging Technologies	353
Design of a Wideband 8-20 GHz Receiver Front-End with Reduced Local Oscillator Phase-Error in 4-Path Mixer  Arpit Sahni (IIIT Hyderabad, India) and Abhishek Srivastava (IIIT Hyderabad, India)	358
Mismatch Tolerant Negative Conductance Load Tuning for High Gain OTAs	363

On a Piecewise Linear Function Approximation for Quantum Computation	. 367
A 0.9V Current-Mode Bandgap Reference with Wideband PSRR Better than 70dB from -40°C to 75°C	371
S Tarun Varma (ams OSRAM, India) and Krishna Kanth Avalur (ams OSRAM, India)	
An Innovative Write Circuitry for Enhancing a 3nm L1 Cache Performance Across Wide DVFS Range	. 375
Sandipan Sinha (Ramesh Halli, Gurumurthy), Manish Trivedi (Ramesh	
Halli, Gurumurthy), Jaswinder Singh Sidhu (Ramesh Halli, Gurumurthy),	
Sriharsha Enjapuri (Ramesh Halli, Gurumurthy), Deepesh Gujjar (Ramesh	
Halli, Gurumurthy), Ramesh Halli (Ramesh Halli, Gurumurthy), and	
Girishankar Gurumurthy (Ramesh Halli, Gurumurthy)	
Author Index	. 379