

2024 IEEE 25th Latin American Test Symposium (LATS 2024)

**Maceio, Brazil
9-12 April 2024**



**IEEE Catalog Number: CFP24LAT-POD
ISBN: 979-8-3503-6556-6**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24LAT-POD
ISBN (Print-On-Demand):	979-8-3503-6556-6
ISBN (Online):	979-8-3503-6555-9
ISSN:	2373-0862

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A Verification Platform for Human Pose Estimation Models	1
<i>Stefano Aldegheri, Michele Boldo, Chiara Bozzini, Mirco De Marchi, Roberto Di Marco, Enrico Martini, Nicola Bombieri</i>	
Simulation-Based Analysis and Modeling of Generated Single Event Transient Pulse Width.....	7
<i>Marko Andjelkovic, Milos Krstic</i>	
Analog Fault Simulation: Trends and Perspectives in Analog Hardware Description Languages	13
<i>Nicola Dall’Ora, Enrico Fraccaroli, Renaud Gillon, Franco Fummi</i>	
Silicon Lifecycle Management Based on On-Chip Cross-Layer Sensing and Analytics for Space Applications.....	15
<i>Fabian Vargas, Milos Krstic, Marko Andjelkovic, Markus Ulbricht, Junchao Chen</i>	
Reliability Assessment of Arm Cortex-M Processors Under Heavy Ions and Emulated Fault Injection.....	21
<i>Leonardo R. Gobatto, Fabio Benevenuti, Nemitala Added, Saulo G. Alberton, Eduardo L. A. Macchione, Vitor A. P. Aguiar, Nilberto H. Medina, Fernanda L. Kastensmidt, Jose Rodrigo Azambuja</i>	
Secured Bus as a Countermeasure Against Covert Channels: NEORV32 Case Study	27
<i>Régis Leveugle, Nathan Hocquette, Charles Labarre, Romain Plumaugat, Loic Tcharoukian, Valentin Martinoli, Yannick Teglia</i>	
Exploiting Static Power Consumption in Side-Channel Analysis	29
<i>Ievgen Kabin, Peter Langendoerfer, Zoya Dyka</i>	
Digital Generation of Single Tone FM/PM Test Stimuli: a Theoretical Analysis.....	33
<i>K. Tahraoui, T. Vayssade, F. Lefèvre, L. Latorre, F. Azaïs</i>	
Heavy Ion-Induced Faults on Programmable UART Controllers Embedded into SRAM-Based FPGA.....	39
<i>Victor O. Costa, Fabio Benevenuti, Renan Menezes, Lidia Shibuya Sato, Luis Loures, Fernanda L. Kastensmidt, Nemitala Added, Saulo Alberton, Vitor A. P. Aguiar, Nilberto H. Medina</i>	
Exploring Trade-Offs in Multi-site Wafer Testing	45
<i>Paolo Bernardi, Lorenzo Cardone, Tommaso Foscale</i>	
Assessing the Reliability of Different Split Computing Neural Network Applications.....	49
<i>Giuseppe Esposito, Juan-David Guerrero-Balaguera, Josie E. Rodriguez Condia, Marco Levorato, Matteo Sonza Reorda</i>	
Case Study: Automated UPS Testing System for Final Test Applications in Industrial Environments	55
<i>Acácio Cezar Aguiar Costa, Jarbas Aryel Nunes Da Silveira</i>	
Fault Analysis for a MTJ-Based Spiking Neural Network	57
<i>Leonardo Miceli, Elena Ioana Vatajelu, Victor Champac</i>	
Analysis of Conductance Variability in RRAM for Accurate Neuromorphic Computing	63
<i>H. Aziza, J. Postel-Pellerin, M. Fieback, S. Hamdioui, H. Xun, M. Taouil, K. Coulié, W. Rahajandraibe</i>	

Harmonic Response of Ring Oscillators Under Single ElectroMagnetic Pulsed Fault Injection	68
<i>Sami El Amraoui, Aghiles Douadi, Régis Leveugle, Paolo Maistri</i>	
Logic Locking: Exploration of a New Key-Gate Based on Tristate Logic.....	74
<i>Sophie Dupuis, Nassim Riadi, Clémy Moroukian, Florence Azaïs, Marie-Lise Flottes</i>	
Study of a Spintronic-Based STDP-trained SNN Under Fabrication-induced Process Variability	80
<i>Salah Daddinounou, Elena Ioana Vatajelu</i>	
Resiliency Approaches in Convolutional, Photonic, and Spiking Neural Networks	82
<i>A. Bosio, M. Gomes, F. Pavanello, A. Porsia, A. Ruospo, E. Sanchez, E. I. Vatajelu</i>	
Analyzing the Reliability of Stream Sparse Matrix-Vector Multiplication Accelerators: A High-Level Approach	92
<i>María L. Pinto-Salamanca, Josie E. Rodriguez Condia, José A. Hidalgo-López, Wilson J. Pérez-Holguín</i>	
DeepER-HD: an Error Resilient HyperDimensional Computing Framework with DNN Front-End for Feature Selection.....	96
<i>Mohamed Mejri, Chandramouli Amarnath, Abhijit Chatterjee</i>	
Cross-Section Estimation for Assessment of Circuit Susceptibility to Radiation.....	102
<i>Clayton R. Farias, Tiago R. Balen, Paulo F. Butzen</i>	
Internal State Monitoring in RISC-V Microarchitectures for Security Purpose	108
<i>Roua Boulifa, Giorgio Di Natale, Paolo Maistri</i>	
Data-Oblivious and Performant: on Designing Security-Conscious Hardware.....	113
<i>Lucas Deutschmann, Yazan Kazhalawi, Jonathan Seckinger, Anna Lena Duque Antón, Johannes Müller, Mohammad Rahmani Fadiheh, Dominik Stoffel, Wolfgang Kunz</i>	
Analyzing the Use of Temperature to Facilitate Fault Propagation in ReRAMs.....	119
<i>T. S. Copetti, A. Chordia, M. Fieback, M. Taouil, S. Hamdioui, L. M. Bolzani Poehls</i>	
A Micro Architectural Events Aware Real-Time Embedded System Fault Injector	125
<i>Enrico Magliano, Alessio Carpegna, Alessadro Savino, Stefano Di Carlo</i>	
A Fully Automated Platform for Evaluating ReRAM Crossbars.....	131
<i>Rebecca Pelke, Felix Staudigl, Niklas Thomas, Nils Bosbach, Mohammed Hossein, Jose Cubero-Cascante, Leticia Bolzani Poehls, Rainer Leupers, Jan Moritz Joseph</i>	
Behavioral and Variability Analysis of Enclosed Layout Transistors for Radiation Hardened Analog Circuits	137
<i>Gustavo. P. Platcheck, G. S. Cardoso, Tiago R. Balen</i>	
An Integrated Environment for the Reliability Assessment of CNNs Accelerators Implemented in FPGAs	143
<i>Luis Ariel Mesa, Juan-David Guerrero-Balaguera, Erika D. Castañeda, Ernesto Sanchez, Wilson-Javier Pérez-Holguín</i>	
Aging and Soft Error Resilience in Reconfigurable CNN Accelerators Employing a Multi-Purpose On-Chip Sensor	147
<i>Rizwan Tariq Syed, Fabian Luis Vargas, Marko Andjelkovic, Markus Ulbricht, Milos Krstic</i>	
Analysis of Thermal Side-Channel Attacks on Analog/Digital Computing-in-Memory Accelerators	153
<i>L. Pfeifer, M. Gross, F. Staudigl, R. Leupers, J. M. Joseph</i>	

Space Radiation Flux Driven Fault Injection for Evaluating Dynamic Mitigation Strategies.....	157
<i>Junchao Chen, Li Lu, Marko Andjelkovic, Fabian Luis Vargas, Milos Krstic</i>	
CAC 2.0: a Corrupt and Correct Logic Locking Technique Resilient to Structural Analysis Attacks.....	163
<i>Levent Aksoy, Muhammad Yasin, Samuel Pagliarini</i>	
V _{min} Testing Under Variations: Defect Vs. Fault Coverage	169
<i>Hanieh Jafarzadeh, Florian Klemme, Hussam Amrouch, Sybille Hellebrand, Hans-Joachim Wunderlich</i>	
Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Efficient Device and Variability Modeling with Energy Consumption Assessment	175
<i>Jianan Wen, Fabian Luis Vargas, Fukun Zhu, Daniel Reiser, Andrea Baroni, Markus Fritscher, Eduardo Perez, Marc Reichenbach, Christian Wenger, Milos Krstic</i>	
Invited Talk: Pros and Cons of Assertion Mining.....	181
<i>Samuele Germiniani, Daniele Nicoletti, Graziano Pravadelli</i>	
Embedded Tutorial: Access to On-Chip Instruments Via Functional Ports	183
<i>Erik Larsson</i>	
Keynote: Cost-Efficient Reliability for Edge-AI Chips.....	185
<i>Maksim Jenihhin, Mahdi Taheri, Natalia Cherezova, Mohammad Hasan Ahmadilivani, Hardi Selg, Artur Jutman, Konstantin Shibin, Anton Tsertov, Sergei Devadze, Rama Mounika Kodamanchili, Ahsan Rafiq, Jaan Raik, Masoud Daneshtalab</i>	

Author Index