

2024 IEEE European Test Symposium (ETS 2024)

**The Hague, Netherlands
20-24 May 2024**



**IEEE Catalog Number: CFP24216-POD
ISBN: 979-8-3503-4933-7**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24216-POD
ISBN (Print-On-Demand):	979-8-3503-4933-7
ISBN (Online):	979-8-3503-4932-0
ISSN:	1530-1877

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Formal Resilience Metric Characterization in Complex Digital Systems	1
<i>Damiano Zuccalà, Jean-Marc Daveau, Philippe Roche, Katell Morin-Allory</i>	
Analyzing the Structural and Operational Impact of Faults in Floating-Point and Posit Arithmetic Cores for CNN Operations	5
<i>Josie E. R. Condia, Juan-David Guerrero-Balaguera, Robert L. Sierra, Matteo S. Reorda</i>	
Hardening Bus-Encoders with Power-Aware Single Error Correcting Codes	9
<i>Shlomo Engelberg, Osnat Keren</i>	
MBIST-Based Weak Bit Screening Method for Embedded MRAM	13
<i>Jongsin Yun, Sina B. Mamaghani, Mehdi Tahoori, Christopher Münch, Martin Keim</i>	
GNN-Based INC and IVC Co-Optimization for Aging Mitigation	17
<i>Yu-Guang Chen, Hsiu-Yi Yang, Ing-Chao Lin</i>	
Error Detection and Correction Codes for Safe In-Memory Computations	21
<i>Luca Parrini, Taha Soliman, Benjamin Hettwer, Jan M. Borrmann, Simranjeet Singh, Ankit Bende, Vikas Rana, Farhad Merchant, Norbert Wehn</i>	
A Fully Pipelined High-Performance Elliptic Curve Cryptography Processor for NIST P-256	25
<i>Han Yan, Shuai Chen, Junying Huang, Jing Ye, Huawei Li, Xiaowei Li</i>	
Parallel-Check Trimming Test Approach for Selecting the Reference Resistance of STT-MRAMs	29
<i>Pei-Yun Lin, Jin-Fu Li</i>	
A Concept of Provably Detected Defects for Analog Defect Simulation Campaign Improvement	33
<i>Vladimir A. Zivkovic, Inga Abel, Anthony Candage</i>	
A Multi-Objective Evolutionary Approach for Test Network Design	37
<i>Payam Habiby, Fatemeh Shirinzadeh, Sebastian Huhn, Rolf Drechsler</i>	
AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators	41
<i>Mahdi Taheri, Natalia Cherezova, Samira Nazari, Ahsan Rafiq, Ali Azarpeyvand, Tara Ghasempouri, Masoud Daneshtalab, Jaan Raik, Maksim Jenihhin</i>	
Training Large Language Models for System-Level Test Program Generation Targeting Non- Functional Properties	45
<i>Denis Schwachhofer, Peter Domanski, Steffen Becker, Stefan Wagner, Matthias Sauer, Dirk Pflüger, Ilia Polian</i>	
Faulty Function Extraction for Defective Circuits	49
<i>Chris Nigh, Ruben Purdy, Wei Li, Subhasish Mitra, R. D. Blanton</i>	
Time and Space Optimized Storage-Based BIST Under Multiple Voltages and Variations	55
<i>Hanieh Jafarzadeh, Florian Klemme, Hussam Amrouch, Sybille Hellebrand, Hans-Joachim Wunderlich</i>	
Test Compression for Neuromorphic Chips	61
<i>Xin-Ping Chen, Hsu-Yu Huang, Chu-Yun Hsiao, Jennifer S.-I. Hu, James Chien-Mo Li</i>	
A SystemC-AMS Development Framework for High Power IC Test-Hardware	67
<i>Davide Turossi, Andrea Baschiroto</i>	

Reliability and Security of AI Hardware	72
<i>Dennis Gnad, Martin Gotthard, Jonas Krautter, Angeliki Kritikakou, Vincent Meyers, Paolo Rech, Josie E. Rodriguez Condia, Annachiara Ruospo, Ernesto Sanchez, Fernando F. Dos Santos, Olivier Sentieys, Mehdi Tahoori, Russell Tessier, Marcello Traiola</i>	
Detection of Stealthy Bitstreams in Cloud FPGAs using Graph Convolutional Networks	82
<i>Jayeeta Chaudhuri, Krishnendu Chakrabarty</i>	
Testing Spintronics Implemented Monte Carlo Dropout-Based Bayesian Neural Networks	88
<i>Soyed T. Ahmed, Kamal Danouchi, Michael Hefenbrock, Guillaume Prenat, Lorena Anghel, Mehdi B. Tahoori</i>	
On-Chip Built-In Self-Calibration of Thermal Variations for Mixed-Signal In-Memory Computing.....	94
<i>Gaurav Singh, Omar Numan, Dipesh Monga, Martin Andraud, Kari Halonen</i>	
Silent Data Corruption: Test Or Reliability Problem?	100
<i>Erik J. Marinissen, Harish D. Dixit, Shawn Blanton, Aaron Kuo, Wei Li, Subhashish Mitra, Chris Nigh, Ruben Purdy, Ben Kaczer, Dishant Sangani, Pieter Weckx, Philippe J. Roussel, Georges Gielen</i>	
Test and Repair Improvements for UCle	107
<i>Tsung-Hsuan Wang, Po-Yao Chuang, Francesco Lorenzelli, Erik J. Marinissen</i>	
IEEE 1838 Compliant Scan Encryption and Integrity for 2.5/3D ICs.....	113
<i>Juan Suzano, Antoine Chastand, Emanuele Valea, Giorgio Di Natale, Anthony Philippe, Fady Abouzeid, Philippe Roche</i>	
Design-for-Test for Intermittent Faults in STT-MRAMs.....	119
<i>Sicong Yuan, Mohammad A. Yaldagard, Hanzhi Xun, Moritz Fieback, Erik J. Marinissen, Woojin Kim, Siddharth Rao, Sebastien Couet, Mottaqiallah Taouil, Said Hamdioui</i>	
What Would Interactive Testing with 1687 Look Like?	125
<i>Michele Portolan, Martin Keim, J. F. Côté, Hans-Martin Von Staud</i>	
Characterization of Ultra-Low Random Jitter Reduction Methods Up to 36 GHz.....	126
<i>David Keezer, Dany Minier, Hongjie Li</i>	
Hierarchical Fault Simulation for Mixed-Signal Circuits using Template Based Fault Response Modeling	132
<i>Tolga Aksoy, Nikhil S. Modala, Lakshmanan Balasubramanian, Rubin Parekhji, Sule Ozev</i>	
Silent Data Corruptions in Computing Systems: Early Predictions and Large-Scale Measurements	138
<i>Dimitris Gizopoulos, George Papadimitriou, Odysseas Chatzopoulos, Nikos Karystinos, Harish D. Dixit, Sriram Sankar</i>	
Lifecycle Management of Emerging Memories	148
<i>Moritz Fieback, Letícia M. B. Pöhls</i>	
Online Detection of Unique Faults in RRAMs.....	154
<i>Hanzhi Xun, Moritz Fieback, Mohammad A. Yaldagard, Sicong Yuan, Hassen Aziza, Mottaqiallah Taouil, Said Hamdioui</i>	
Degradation Monitoring Through Software-Controlled On-Chip Sensors for RISC-V	156
<i>S. Maryam Ghasemi, Jonas Krautter, Tara Gheshlaghi, Sergej Meschkov, Dennis R. E. Gnad, Mehdi B. Tahoori</i>	

Cross-Layer Reliability Analysis of NVDLA Accelerators: Exploring the Configuration Space	162
<i>Alessandro Veronesi, Alessandro Nazzari, Dario Passarello, Milos Krstic, Michele Favalli, Luca Cassano, Antonio Miele, Davide Bertozzi, Cristiana Bolchini</i>	
CGAN-Based Automated Fault Injection	168
<i>Troya Ç. Köylü, Cornelis C. Berg, Praveen Vадnala</i>	
Combining Built-In Redundancy Analysis with ECC for Memory Testing	174
<i>Luc Romain, Paul-Patrick Nordmann, Benoit Nadeau-Dostie, Lori Schramm, Martin Keim</i>	
Semiconductor Application Fail Root Causes and Secure Test Remedy	180
<i>Heguo Yin, Peter Poechmueller</i>	
Approximate Fault-Tolerant Neural Network Systems	186
<i>Marcello Traiola, Salvatore Pappalardo, Ali Piri, Annachiara Ruospo, Bastien Deveautour, Ernesto Sanchez, Alberto Bosio, Sepide Saeedi, Alessio Carpegna, Anil B. Gögebakan, Enrico Magliano, Alessandro Savino</i>	
Silent Data Corruption from Timing Marginalities Due to Process Variations.....	196
<i>Adit D. Singh</i>	
Test-Fleet Optimization using Machine Learning	203
<i>Aniruddha Datta, Bhanu V. Yaganti, Andrew Dove, Arik Peltz, Krishnendu Chakrabarty</i>	
Modeling Thermal Effects for Biasing PUFs	213
<i>Aghiles Douadi, Elena-Ioana Vatajelu, Paolo Maistri, David Hely, Vincent Beroulle, Giorgio Di Natale</i>	
Post-Manufacture Criticality-Aware Gain Tuning of Timing Encoded Spiking Neural Networks for Yield Recovery	217
<i>Anurup Saha, Kwondo Ma, Chandramouli Amarnath, Abhijit Chatterjee</i>	
Extracting Weights of CIM-Based Neural Networks Through Power Analysis of Adder-Trees	221
<i>Fouwad J. Mir, Abdullah Aljuffri, Said Hamdioui, Mottaqiallah Taouil</i>	
Relation Coverage: A New Paradigm for Hardware/Software Testing.....	225
<i>Christoph Hazott, Daniel Große</i>	
Optimizing System-Level Test Program Generation via Genetic Programming	229
<i>Denis Schwachhofer, Francesco Angione, Steffen Becker, Stefan Wagner, Matthias Sauer, Paolo Bernardi, Ilia Polian</i>	
Scan Design using Unsupervised Machine Learning to Reduce Functional Timing and Area Impact.....	233
<i>Sandeep K. Goel, Ankita Patidar, Frank Lee</i>	
Assessing the Effectiveness of Software-Based Self-Test Programs for Static Cell-Aware Test	237
<i>Riccardo Cantoro, Michelangelo Grosso, Iacopo Guglielminetti, Reza Khoshzaban, Matteo S. Reorda</i>	
AMS Test Stimulus Generation and Response Analysis using Hyperdimensional Clustering: Minimizing Misclassification Rate.....	241
<i>Suhasini Komarraju, Mohamed Mejri, Akhil Tammana, Gowsika Dharmaraj, Chandramouli N Amarnath, Abhijit Chatterjee</i>	
Transcoders: A Better Alternative to Denoising Autoencoders.....	245
<i>Pushpak R. Gautam, Alex Orailoglu</i>	

Power Analysis Attack Against post-SAT Logic Locking Schemes	249
<i>Nassim Riadi, Florent Bruguier, Pascal Benoit, Sophie Dupuis, Marie-Lise Flottes</i>	
A Novel Power Analysis Attack Against CRYSTALS-Dilithium Implementation.....	255
<i>Yong Liu, Yuejun Liu, Yongbin Zhou, Yiwen Gao, Zehua Qiao, Huaxin Wang</i>	
Counteracting Rowhammer by Data Alternation.....	261
<i>Stefan A. Lung, Georgi Gaydadjiev, Said Hamdioui, Mottaqiallah Taouil</i>	
Fault Sensitivity Analysis of Printed Bespoke Multilayer Perceptron Classifiers	267
<i>Priyanjana Pal, Florentia Afentaki, Haibin Zhao, Gurol Saglam, Michael Hefenbrock, Georgios Zervakis, Michael Beigl, Mehdi B. Tahoori</i>	
Polynomial Formal Verification of Approximate Adders with Constant Cutwidth	273
<i>Mohamed Nadeem, Chandan K. Jha, Rolf Drechsler</i>	
Hardware-Independent ATE Software for SLT.....	279
<i>Ric Dokken</i>	
New Standard-Under-Development for Chiplet Interconnect Test and Repair: IEEE Std P3405	283
<i>Erik J. Marinissen, Adrian Evans, Po-Yao Chuang, Martin Keim, Anshuman Chandra</i>	

Author Index