2024 IEEE European Test Symposium (ETS 2024)

The Hague, Netherlands
20-24 May 2024

IEEE Catalog Number: CFP24216-POD
ISBN: 979-8-3503-4933-7

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24216-POD
ISBN (Print-On-Demand):	979-8-3503-4933-7
ISBN (Online):	979-8-3503-4932-0
ISSN:	1530-1877

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Formal Resilience Metric Characterization in Complex Digital Systems 1
Damiano Zuccalà, Jean-Marc Daveau, Philippe Roche, Katell Morin-Allory

Analyzing the Structural and Operational Impact of Faults in Floating-Point and Posit Arithmetic Cores for CNN Operations 5
Josie E. R. Condia, Juan-David Guerrero-Balaguera, Robert L. Sierra, Matteo S. Reorda

Hardening Bus-Encoders with Power-Aware Single Error Correcting Codes 9
Shlomo Engelberg, Osnat Keren

MBIST-Based Weak Bit Screening Method for Embedded MRAM 13
Jongsin Yun, Sina B. Mamaghani, Mehdi Tahoori, Christopher Münch, Martin Keim

GNN-Based INC and IVC Co-Optimization for Aging Mitigation 17
Yu-Guang Chen, Hsiu-Yi Yang, Ing-Chao Lin

Error Detection and Correction Codes for Safe In-Memory Computations 21
Luca Parrini, Taha Soliman, Benjamin Hettwer, Jan M. Borrmann, Simranjeet Singh, Ankit Bende, Vikas Rana, Farhad Merchant, Norbert Wehn

A Fully Pipelined High-Performance Elliptic Curve Cryptography Processor for NIST P-256 25
Han Yan, Shuai Chen, Junying Huang, Jing Ye, Huawei Li, Xiaowei Li

Parallel-Check Trimming Test Approach for Selecting the Reference Resistance of STT-MRAMs 29
Pei-Yun Lin, Jin-Fu Li

A Concept of Provably Detected Defects for Analog Defect Simulation Campaign Improvement 33
Vladimir A. Zivkovic, Inga Abel, Anthony Candage

A Multi-Objective Evolutionary Approach for Test Network Design 37
Payam Habiby, Fatemeh Shirinzadeh, Sebastian Huhn, Rolf Drechsler

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators 41
Mahdi Taheri, Natalia Cherezova, Samira Nazari, Ahsan Rafiq, Ali Azarpeyvand, Tara Ghasempouri, Masoud Daneshtalab, Jaan Raik, Maksim Jenihhin

Training Large Language Models for System-Level Test Program Generation Targeting Non-Functional Properties 45
Denis Schwachhofer, Peter Domanski, Steffen Becker, Stefan Wagner, Matthias Sauer, Dirk Pflüger, Ilia Polian

Faulty Function Extraction for Defective Circuits 49
Chris Nigh, Ruben Purdy, Wei Li, Subhasish Mitra, R. D. Blanton

Time and Space Optimized Storage-Based BIST Under Multiple Voltages and Variations 55
Hanieh Jafarzadeh, Florian Klemme, Hussam Amrouch, Sybille Hellebrand, Hans-Joachim Wunderlich

Test Compression for Neuromorphic Chips 61
Xin-Ping Chen, Hsu-Yu Huang, Chu-Yun Hsiao, Jennifer S.-I. Hu, James Chien-Mo Li

A SystemC-AMS Development Framework for High Power IC Test-Hardware 67
Davide Turossi, Andrea Baschirotto

Reliability and Security of AI Hardware 72
Dennis Gnad, Martin Gotthard, Jonas Krautter, Angeliki Kritikakou, Vincent Meyers, Paolo Rech, Josie E. Rodriguez Condia, Annachiara Ruospo, Ernesto Sanchez, Fernando F. Dos Santos, Olivier Sentieys, Mehdi Tahoori, Russell Tessier, Marcello Traiola

Detection of Stealthy Bitstreams in Cloud FPGAs using Graph Convolutional Networks 82
Jayeeta Chaudhuri, Krishnendu Chakrabarty

Testing Spintronics Implemented Monte Carlo Dropout-Based Bayesian Neural Networks 88
Soyed T. Ahmed, Kamal Danouchi, Michael Hefenbrock, Guillaume Prenat, Lorena Anghel, Mehdi B. Tahoori

On-Chip Built-In Self-Calibration of Thermal Variations for Mixed-Signal In-Memory Computing................ 94
Gaurav Singh, Omar Numan, Dipesh Monga, Martin Andraud, Kari Halonen

Silent Data Corruption: Test Or Reliability Problem? 100
Erik J. Marinissen, Harish D. Dixit, Shawn Blanton, Aaron Kuo, Wei Li, Subhashish Mitra, Chris Nigh, Ruben Purdy, Ben Kaczer, Dishant Sangani, Pieter Weckx, Philippe J. Roussel, Georges Gielen

Test and Repair Improvements for UCIe 107
Tsung-Hsuan Wang, Po-Yao Chuang, Francesco Lorenzelli, Erik J. Marinissen

IEEE 1838 Compliant Scan Encryption and Integrity for 2.5/3D ICs...113
Juan Suzano, Antoine Chastand, Emanuele Valea, Giorgio Di Natale, Anthony Philippe, Fady Abouzeid, Philippe Roche

Design-for-Test for Intermittent Faults in STT-MRAMs...119
Sicong Yuan, Mohammad A. Yaldagard, Hanzhi Xun, Moritz Fieback, Erik J. Marinissen, Woojin Kim, Siddharth Rao, Sebastien Couet, Mottaqiallah Taouil, Said Hamdioui

What Would Interactive Testing with 1687 Look Like? 125
Michele Portolan, Martin Keim, J. F. Coté, Hans-Martin Von Staud

Characterization of Ultra-Low Random Jitter Reduction Methods Up to 36 GHz.. 126
David Keezer, Dany Minier, Hongjie Li

Hierarchical Fault Simulation for Mixed-Signal Circuits using Template Based Fault Response Modeling 132
Tolga Aksoy, Nikhil S. Modala, Lakshmanan Balasubramanian, Rubin Parekhji, Sule Ozev

Silent Data Corruptions in Computing Systems: Early Predictions and Large-Scale Measurements 138
Dimitris Gizopoulos, George Papadimitriou, Odysseas Chatzopoulos, Nikos Karystinos, Harish D. Dixit, Sriram Sankar

Lifecycle Management of Emerging Memories 148
Moritz Fieback, Letícia M. B. Pöhls

Online Detection of Unique Faults in RRAMs.. 154
Hanzhi Xun, Moritz Fieback, Mohammad A. Yaldagard, Sicong Yuan, Hassen Aziza, Mottaqiallah Taouil, Said Hamdioui

Degradation Monitoring Through Software-Controlled On-Chip Sensors for RISC-V 156
S. Maryam Ghasemi, Jonas Krautter, Tara Gheshlaghi, Sergej Meschkov, Dennis R. E. Gnad, Mehdi B. Tahoori

Cross-Layer Reliability Analysis of NVDLA Accelerators: Exploring the Configuration Space 162
Alessandro Veronesi, Alessandro Nazzari, Dario Passarello, Milos Krstic, Michele Favalli, Luca Cassano, Antonio Miele, Davide Bertozzi, Cristiana Bolchini

CGAN-Based Automated Fault Injection 168
Troya Ç. Köylü, Cornelis C. Berg, Praveen Vadnala

Combining Built-In Redundancy Analysis with ECC for Memory Testing 174
Luc Romain, Paul-Patrick Nordmann, Benoit Nadeau-Dostie, Lori Schramm, Martin Keim

Semiconductor Application Fail Root Causes and Secure Test Remedy 180
Heguo Yin, Peter Poechmueller

Approximate Fault-Tolerant Neural Network Systems 186
Marcello Traiola, Salvatore Pappalardo, Ali Piri, Annachiara Ruospo, Bastien Deveautour, Ernesto Sanchez, Alberto Bosio, Sepide Saeedi, Alessio Carpegna, Anil B. Gögebakan, Enrico Magliano, Alessandro Savino

Silent Data Corruption from Timing Marginalities Due to Process Variations 196
Adit D. Singh

Test-Fleet Optimization using Machine Learning 203
Aniruddha Datta, Bhanu V. Yaganti, Andrew Dove, Arik Peltz, Krishnendu Chakrabarty

Modeling Thermal Effects for Biasing PUFs 213
Aghiles Douadi, Elena-Ioana Vatajelu, Paolo Maistri, David Hely, Vincent Beroulle, Giorgio Di Natale

Post-Manufacture Criticality-Aware Gain Tuning of Timing Encoded Spiking Neural Networks for Yield Recovery 217
Anurup Saha, Kwondo Ma, Chandramouli Amarnath, Abhijit Chatterjee

Extracting Weights of CIM-Based Neural Networks Through Power Analysis of Adder-Trees 221
Fouwad J. Mir, Abdullah Aljuffri, Said Hamdioui, Mottaqiallah Taouil

Relation Coverage: A New Paradigm for Hardware/Software Testing 225
Christoph Hazott, Daniel Große

Optimizing System-Level Test Program Generation via Genetic Programming 229
Denis Schwachhofer, Francesco Angione, Steffen Becker, Stefan Wagner, Matthias Sauer, Paolo Bernardi, Ilia Polian

Scan Design using Unsupervised Machine Learning to Reduce Functional Timing and Area Impact 233
Sandeep K. Goel, Ankita Patidar, Frank Lee

Assessing the Effectiveness of Software-Based Self-Test Programs for Static Cell-Aware Test 237
Riccardo Cantoro, Michelangelo Grosso, Iacopo Guglielminetti, Reza Khoshzaban, Matteo S. Reorda

AMS Test Stimulus Generation and Response Analysis using Hyperdimensional Clustering: Minimizing Misclassification Rate 241
Suhasini Komarraju, Mohamed Mejri, Akhil Tammana, Gowsika Dharmaraj, Chandramouli N Amarnath, Abhijit Chatterjee

Transcoders: A Better Alternative to Denoising Autoencoders 245
Pushpak R. Gautam, Alex Orailoglu

Power Analysis Attack Against post-SAT Logic Locking Schemes 249
Nassim Riadi, Florent Bruguier, Pascal Benoit, Sophie Dupuis, Marie-Lise Flottes

A Novel Power Analysis Attack Against CRYSTALS-Dilithium Implementation.. 255
Yong Liu, Yuejun Liu, Yongbin Zhou, Yiwen Gao, Zehua Qiao, Huaxin Wang

Counteracting Rowhammer by Data Alternation.. 261
Stefan A. Lung, Georgi Gaydadjiev, Said Hamdioui, Mottaqiallah Taouil

Fault Sensitivity Analysis of Printed Bespoke Multilayer Perceptron Classifiers 267
Priyanjana Pal, Florentia Afentaki, Haibin Zhao, Gurol Saglam, Michael Hefenbrock,
Georgios Zervakis, Michael Beigl, Mehdi B. Tahoori

Polynomial Formal Verification of Approximate Adders with Constant Cutwidth 273
Mohamed Nadeem, Chandan K. Jha, Rolf Drechsler

Hardware-Independent ATE Software for SLT.. 279
Ric Dokken

New Standard-Under-Development for Chiplet Interconnect Test and Repair: IEEE Std P3405 283
Erik J. Marinissen, Adrian Evans, Po-Yao Chuang, Martin Keim, Anshuman Chandra

Author Index