

2024 46th Annual EOS/ESD Symposium (EOS/ESD 2024)

**Reno, Nevada, USA
16-18 September 2024**



**IEEE Catalog Number: CFP24413-POD
ISBN: 979-8-3503-6546-7**

**Copyright © 2024, EOS/ESD Association, Inc.
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24413-POD
ISBN (Print-On-Demand):	979-8-3503-6546-7
ISBN (Online):	978-1-58537-353-6
ISSN:	0739-5159

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

1A: EDA

1A.1 Accuracy Preserving Extensions to a PDK MOSFET Model for ESD Simulation...1

Yujie Zhou, Elyse Rosenbaum, University of Illinois Urbana-Champaign

1A.2 CDM ESD Risk Assessment for Ground-Crossing Circuit Through PERC P2P/CD Programming...11

Kuo-Hsuan Meng, Michael Khazhinsky, Jeremy C. Smith, Silicon Labs Inc.

1A.3 A Physics-Based Model for ESD Protection Devices with Open Base BJT Configuration...N/A

Seyed Mostafa Mousavi, Xin Yan, Reza Asadi, Mehdi Mousavi, Daryl G. Beetner, Missouri University of Science and Technology; Sergei Bub, Steffen Holland, Nexperia

1A.4 Substrate NPN Extraction from Capacitance Field Solver...21

Chuan Xu, William Liu, Michael Rivard, Yuanqing Zhu, Analog Devices, Inc.

1A.5 An Efficient and Cost-Effective Method to Detect and Analyze ESD CDM Risks in Designs...28

Subhadeep Ghosh, Kaustav Ray, Raj Sankaralingam, Rith Pok, Texas Instruments

1B: Device Testing

1B.2 Can CC-TLP be Used as an Early Failure Analysis Tool?...36

Chloe Troussier, Johan Bourgeat, Blaise Jacquier, STMicroelectronics

2A: EMC

2A.2 On-Chip ESD Protection for Multi-Gbps Automotive Serial IO in a 16-nm FinFET Process...45

Shudong Huang, Elyse Rosenbaum, University of Illinois at Urbana-Champaign; Srivatsan Parthasarathy, Yuanzhong (Paul) Zhou, Jean-Jacques Hajjar, Analog Devices, Inc.

2A.3 Influence of TVS Properties and Printed Circuit Board Design on System Level ESD Robustness for USB-C SuperSpeed Data Lines...52

Steffen Holland, Nima Lotfi, Martin Pilaski, Burkhard Laue, Stefan Seider, Nexperia Germany GmbH

2B: Device Testing

2B.1 Consideration of Waveform Analysis and Test Methods for Charged Board Event (RCJ Exchange Paper)...62

Masanori Sawada, Hideaki Miura, Yudai Sakashita, Hiroshi Takenaka, Hanwa Electronic IND. Co., LTD; Yasuhiro Fukuda

2B.2 Proposing a Strategy to Prevent Module-Level Charged Device Model Failures in Dual In-Line Memory Modules...70

Youngbong Han, Jungho Jin, Jonghyuk Park, Jinhyung Kim, Dohyung Kim, KyoungSun Kim, Yong-Jin Kim, Gyutae Jo, Seonghui Yu, Minjin Kim, Seungbae Lee, Yuchul Hwang, Samsung Electronics Ltd. Device Solutions

2B.3 Intrinsic Inductance and Time-Dependent Resistance of the FI-CDM Spark...78

Timothy J. Maloney, Center for Analytic Insights; Peyman Ensaf, Intel Corp.; Marcos Hernandez, Thermo Fisher Scientific

2B.4 The Demand for a CDM Bare Die Testing Method...88

Lena Zeithoefler, Theresa Lutz, Friedrich zur Nieden, Kai Esmark, Reinhold Gaertner, Infineon Technologies AG

2B.5 FI-CDM and LICCDM Testing on Wafer, Single Die, and Package Levels...96

Marko Simicic, Dieter Claes, Shih-Hung Chen, imec; Hiroshi Takenaka, Shinichi Tamura, Yohei Shimada, Masanori Sawada, Hanwa Electronic Ind. Co., Ltd.

3A: Photonics

3A.1 ESD Robustness of Germanium Photodetectors in Advanced Silicon Photonics Technology...103

Shih-Hung Chen, A. Tsiara, M. Van De Peer, M. Simicic, Y. Ban, P.-Y. Fu, W.-C. Chen, J. Van Campenhout, Ph. Absil, imec; S. Musibau, K. Serbulova, K. Croes, imec, KU Leuven; K.-H. Kao, imec, National Cheng Kung University

3A.2 ESD-EOS-OVP Protection Network for Battery Pins...110

Vladislav Vashchenko, Hossein Sarbishaei, Dimitrios Kontos, Analog Devices Corp; Andrei Shibkov, Angstrom Design Automation LLC

3A.3 Bidirectional DIAC Devices with Two-Stage Triggering...117

Michael Amato, Vladislav Vashchenko, Analog Devices Corp.

3B: Device Testing

3B.1 A Statistical Explanation of CDM Qualification Variability...122

Theo Smedes, Wolfgang Scheucher, Sheela Verwoerd, Joop Verwijst, NXP Semiconductors

3B.2 Secondary Discharges During FICDM Stress - Source and Solution...132

Sheela Verwoerd, Sander Sluiter, Sergey Bychikhin, NXP Semiconductors; Tom Meuse, Thermo Fisher Scientific

3B.3 System CDM Modeling for High-Speed Interface Devices...139

Emanuele Groppo, Harald Gossner, Krzysztof Domanski, Raj Dua, Jian Gong, Brett Carn, Victor Zia, Intel; Ralf Brederlow, Technische Universität München

4A & 5A: Emerging Technologies

4A.1 Transistor Layout and Technology Impacts on ESD HBM Performance of GaN-on-SiC RF HEMTs...148

Wei-Min Wu, Shih-Hung Chen, Nadine Collaert, imec; Dongyang Yan, Bertrand Parvais, imec, Vrije Universiteit Brussel

4A.2 ESD Protection Analysis for 3D NAND Internal Source Plate Discharge Circuit...156

James Davis, Souvick Mitra, Ken Marr, Greg O'Sullivan, Chiara Cerafogli, Tania Rabbani, Micron Technology

4A.3 Efficient Pre-Silicon ESD Verification for Enabling High Performance IO Design...162

Priya Walimbe, Intel

5A.1 TDDb of Sensitive High-K Gate Dielectrics – Revisited for CDM...168

Christian Russ, Kai Esmark, Patrick Huff, Anton Boehm, Gernot Langguth, Adrien Ille, Infineon Technologies AG

5A.2 Self-Sufficient ESD Solution for Fail-Safe I/O Design in FinFET Technology...178

Hsin-Yu Chen, Tzu-Heng Chang, Kuo-Ji Chen, Ming-Hsiang Song, TSMC

5A.3 Single Event Latch-up (SEL) Rate Prediction Methodology in Bulk FinFET Technology...184

Tzu-Hao Chiang, Chien-Yao Huang, Wun-Jie Lin, Jam-Wem Lee, Kuo-Ji Chen, Ming-Hsiang Song, TSMC

M1 & M2: Manufacturing

M1.1 In-Situ ESD Current Sensing in a Pick and Place Machine...190

Ellen Jirutková, Heinrich Wolf, Horst Gieser, Fraunhofer EMFT

M1.2 Qualification Challenges of Conductive and Dissipative Plastics...197

Toni Viheriäkoski, Cascade Metrology Oy; Pasi Seppälä, Sanja Korpi, Premix Oy; Jeremy Smallwood, Electrostatic Solutions

M2.1 Static Cracking Due to Electro-Static Discharge During Glass Substrate Transferring System in Vacuum...207

DongSun Kim, ChunBae Lim, LG Display

M2.2 Using Discharge Current Measurements in Risk Assessments...215

Istvan Kovalik, Harman Becker Kft. Hungary

Invited Paper

IP.1 Extending ESD Network Capability to EOS and Overvoltage Protection...224

Vladislav Vashchenko, Analog Devices Corp, Andrei Shibkov, Angstrom Design Automation LLC

Workshops

Workshops Chair – Alain Loiseau, GLOBALFOUNDRIES

System Level Workshop - Automotive System Level ESD Protection Design in the Times of Multi-Gigabit Data Rates...235

Moderators: *Steffen Holland, Nexperia; Peter Koeppen, ESD Unlimited LLC*

Device Testing Workshop - Contact CDM: From Characterization Tool to Qualification Standard...236

Moderators: *Peter de Jong, Synopsis; Tom Meuse, Thermo Fisher Scientific*

Circuit Design Workshop - Design Challenges Due to Ultra-Short Voltage Stress Pulses in Advanced Technologies...237

Moderators: *Michael Stockinger, NXP Semiconductor; David Johnsson, HPPI*

Manufacturing Workshop - Factory Controls Ionization...238

Moderator: *Carl Newberg, Simco-Ion*

Biographies...239

Past Awards and Presentations...259

2024 Exhibitors List...N/A

Technical Program Committee...267