2024 34th International **Conference on** Field-Programmable Logic and **Applications (FPL 2024)**

Torino, Italy **2-6 September 2024**



IEEE Catalog Number: CFP24623-POD ISBN:

979-8-3315-3008-2

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP24623-POD

 ISBN (Print-On-Demand):
 979-8-3315-3008-2

 ISBN (Online):
 979-8-3315-3007-5

ISSN: 1946-147X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2024 34th International Conference on Field-Programmable Logic and Applications (FPL)

FPL 2024

Table of Contents

Message from the General and Program Chairsxii
Organizing Committee xiii
Program Committeexiv
Steering Committeexvii
Reviewersxviii
Keynotesxxi
Tutorialsxxiv
Sponsorsxxx
Session 1: Applications
Exploring the Versal AI Engines for Signal Processing in Radio Astronomy
JSON-CooP: A JSON Decompression/Parsing Co-Design for FPGAs
KIT: Kernel Isotropic Transformation of Bilateral Filters for Image Denoising on FPGA

Session 2: Placement & Routing

DynaRapid: Fast-Tracking from C to Routed Circuits
The Road Less Traveled: Congestion-Aware NoC Placement and Packet Routing for FPGAs
Better Together: Combining Analytical and Annealing Methods for FPGA Placement
A High-Performance Routing Engine for Large-Scale FPGAs
Session 3: High-Bandwidth & Virtual Memory
SERI: High-Throughput Streaming Acceleration of Electron Repulsion Integral Computation in Quantum Chemistry using HBM-Based FPGAs 60 Philip Stachura (Simon Fraser University, Canada), Guanyu Li (Simon Fraser University, Canada), Xin Wu (Paderborn Center for Parallel Computing; Paderborn University, Germany), Christian Plessl (Paderborn Center for Parallel Computing; Paderborn University, Germany), and Zhenman Fang (Simon Fraser University, Canada)
H2PIPE: High Throughput CNN Inference on FPGAs with High-Bandwidth Memory
FlexiMem: Flexible Shared Virtual Memory for PCIe-Attached FPGAs Canberk Sönmez (École Polytechnique Fédérale de Lausanne, Switzerland), Mohamed Shahawy (École Polytechnique Fédérale de Lausanne, Switzerland), Cemalettin Cem Belentepe (École Polytechnique Fédérale de Lausanne, Switzerland), and Paolo Ienne (École Polytechnique Fédérale de Lausanne, Switzerland)
SoGraph: A State-Aware Architecture for Out-of-Memory Graph Processing on HBM-Equipped FPGAs

Leveraging HBM2 for Accelerating k-mer Counting with oneAPI on FPGAs
Session 4: High-Level Synthesis & Simulation
StencilStream: A SYCL-Based Stencil Simulation Framework Targeting FPGAs
Efficient Design Space Exploration for Dynamic & Speculative High-Level Synthesis
Fast Switching Activity Estimation for HLS-Produced Dataflow Circuits
FlexWalker: An Efficient Multi-Objective Design Space Exploration Framework for HLS Design 126 Zheyuan Zou (University of Science and Technology of China, China), Cheng Tang (School of Software Engineering), Lei Gong (University of Science and Technology of China, China), Chao Wang (University of Science and Technology of China, China), and Xuehai Zhou (University of Science and Technology of China, China)
Chimera: A co-Simulation Framework Combining with gem5 and FPGA Platform for Efficient Verification
Session 5: Machine Learning 1
NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
PolyLUT-Add: FPGA-Based LUT Inference with Wide Inputs
Kratos: An FPGA Benchmark for Unrolled DNNs with Fine-Grained Sparsity and Mixed Precision 156 <i>Xilai Dai, Yuzong Chen, and Mohamed S. Abdelfattah</i>

Session 6: Cryptography & Security

UniGuard: A Unified Hardware-Oriented Threat Detector for FPGA-Based AI Accelerators	54
A Better Kyber Butterfly for FPGAs	71
Techniques for Exploring Fine-Grained LUT and Routing Aging on a 28nm FPGA	78
Session 7: Architectures	
A Software-Programmable Neural Processing Unit for Graph Neural Network Inference on FPGAs 187 Taikun Zhang (University of Toronto, Canada; Programmable Solutions Group, Intel Corporation), Andrew Boutros (University of Toronto, Canada), Sergey Gribok (Programmable Solutions Group, Intel Corporation), Kwadwo Boateng (Programmable Solutions Group, Intel Corporation), and Vaughn Betz (University of Toronto, Canada)	•••
Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines) 7
SA4: A Comprehensive Analysis and Optimization of Systolic Array Architecture for 4-bit Convolutions)4

CFEACT: A CGRA-Based Framework Enabling Agile CNN and Transformer Accelerator Design 213 Yiqing Mao (Fudan University, China), Xuchen Gao (Fudan University, China), Jiahang Lou (Fudan University, China), Yunhui Qiu (Fudan University, China), Wenbo Yin (Fudan University, China), Wai-Shing Luk (Fudan University, China), and Lingli Wang (Fudan University, China)	
IMAGine: An In-Memory Accelerated GEMV Engine Overlay	
Session 8: Machine Learning 2	
AMA: An Analytical Approach to Maximizing the Efficiency of Deep Learning on Versal AI Engine	
A Heterogeneous Acceleration System for Attention-Based Multi-Agent Reinforcement Learning 236 Samuel Wiggins (University of Southern California), Yuan Meng (University of Southern California), Mahesh A. Iyer (Intel Corporation), and Viktor Prasanna (University of Southern California)	
Fitop-Trans: Maximizing Transformer Pipeline Efficiency through Fixed-Length Token Pruning on FPGA	
An Open-Source and Extensible Framework for Fast Prototyping and Benchmarking of Spiking Neural Network Hardware	
HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator	

Session 9: Edge & Low-Power Computing

SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs Geng Yang (Xidian University; Simon Fraser University), Yanyue Xie (Northeastern University), Zhong Jia Xue (Simon Fraser University), Sung-En Chang (Northeastern University), Yanyu Li (Northeastern University), Peiyan Dong (Northeastern University), Jie Lei (University of Technology Sydney), Weiying Xie (Xidian University), Yanzhi Wang (Northeastern University), Xue Lin (Northeastern University), and Zhenman Fang (Simon Fraser University)	264
E^3HDC: Energy Efficient Encoding for Hyper-Dimensional Computing on Edge Devices Mahboobe Sadeghipour Roodsari (Institute of Computer Engineering, Karlsruhe Institute of Technology, Germany), Jonas Krautter (Institute of Computer Engineering, Karlsruhe Institute of Technology, Germany), Vincent Meyers (Institute of Computer Engineering, Karlsruhe Institute of Technology, Germany), and Mehdi Tahoori (Institute of Computer Engineering, Karlsruhe Institute of Technology, Germany)	274
Energy-Aware Synchronization of Hardware Tasks in Virtualized Embedded Systems Cornelia Wulf (Technische Universität Dresden, Germany), Gökhan Akgün (Technische Universität Dresden, Germany), Mehdi Safarpour (University of Oulu, Finland), Anastacia Grishchenko (Technische Universität Dresden, Germany), and Diana Göhringer (Technische Universität Dresden, Germany)	281
Session 10: Arithmetic	
FPGA Modular Multipliers using Hybrid Reduction Techniques	288
Shedding the Bits: Pushing the Boundaries of Quantization with Minifloats on FPGAs Shivam Aggarwal (National University of Singapore, Singapore; AMD Research, Ireland), Hans Jakob Damsgaard (Electrical Engineering Unit, Tampere University, Finland; AMD Research, Ireland), Alessandro Pappalardo (National University of Singapore, Singapore), Giuseppe Franco (Electrical Engineering Unit, Tampere University, Finland), Thomas B. Preußer (AMD Research, Ireland), Michaela Blott (AMD Research, Ireland), and Tulika Mitra (National University of Singapore, Singapore)	297
Exploring FPGA Designs for MX and Beyond	304
Fast and Practical Strassen's Matrix Multiplication using FPGAs Afzal Ahmad (The Hong Kong University of Science and Technology, Hong Kong), Linfeng Du (The Hong Kong University of Science and Technology, Hong Kong), and Wei Zhang (The Hong Kong University of Science and Technology, Hong Kong)	311

Session 11: Accelerators

FORC: A High-Throughput Streaming FPGA Accelerator for Optimized Row Columnar File Decoders in Big Data Engines	318
BitBlender: Scalable Bloom Filter Acceleration on FPGAs with Dynamic Scheduling	325
LORA: A Latency-Oriented Recurrent Architecture for GPT Model on Multi-FPGA Platform with Communication Optimization	332
DTrans: A Dataflow-Transformation FPGA Accelerator with Nonlinear-Operators Fusion Aiming for the Generative Model	339
CFSA: An Efficient CPU-FPGA Synergies Accelerator for Neural Radiation Field Rendering	346
Author Index	353