2023 IEEE Asia Pacific Conference On Postgraduate Research In Microelectronics and Electronics (PRIMEAsia 2023)

Hyderabad, India 19-22 November 2023



IEEE Catalog Number: CFP2344H-POD **ISBN:**

979-8-3503-7098-0

Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP2344H-POD
ISBN (Print-On-Demand):	979-8-3503-7098-0
ISBN (Online):	979-8-3503-7097-3
ISSN:	2159-2144

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2023 IEEE Asia Pacific Conference On Postgraduate Research In Microelectronics And Electronics (PRIMEAsia) **PRIMEAsia 2023**

Table of Contents

Message from the General Chairs	ix
Message from the Publication Chair	x
Message from the Special Session Chairs	xi
Message from the Tutorial Chairs	xii
Tutorials	iii

Special Session Papers

 FPGA-Targeted Optimization Approaches for SVM and CNN Human Activity Recognition Models Using the HARTH and HAR70+ Datasets
A 4-kHz per °C High Linearity On-Chip Temperature Sensor Implemented Using 40-nm CMOS Process
A 9-Bit 2MS/s Set-and-Down Monotonic SAR ADC in 22nm-FDSOI for MEMS-Based Thermoelectric Sensor Readout Interface Circuit

Late Breaking Papers

Exploring Early Timing Insights: The Impact of Parasitic Methodology	4
A 35 pW, 19.23 ppm/ °C Dual Self-Regulated CMOS Voltage Reference for Energy Autonomous IoT Devices	7
Digital Background Calibration Technique to Mitigate Vertical FPN in CMOS Image Sensors 2 Bibhudutta Satapathy (IIT Jodhpur, India), Pratham Chaurasia (IIT Jodhpur, India), and Amandeep Kaur (IIT Jodhpur, India)	.0
A Sensing Device for Highly Efficient Real-Time Road Condition Monitoring and Drive Assistance System	3
 Enhancing Linearity and Efficiency in Multi-Bit MAC Computation for Convolution in DNNs Using SRAM Array	.6

Late Breaking Posters

Vijay Joshi (Indian Institute of Space Science and Technology, India), Soham Maiti (Indian Institute of Space Science and Technology, India), Savio Sebastian (Indian Institute of Space Science and Technology, India), Sheeba Rani J (Indian Institute of Space Science and Technology, India), and Dipika Simeria (Indian Institute of Space Science and Technology, India)

Analyzing Area and Latency Overhead in C and RTL Locked Designs	
Praveen Karmakar (Indian Institute of Technology Guwahati, India),	
Divyanshu Nauni (Indian Institute of Technology Guwahati, India), and	
Chandan Karfa (Indian Institute of Technology Guwahati, India)	

FPGA Based Design Contest

Multi-Objective Super-Pipelining and Quantization for Computer Vision Systems)
 FPGA-Based Acceleration of Arrhythmia Detection	<u>!</u>
 TinyML Acoustic Classification Using RAMAN Accelerator and Neuromorphic Cochlea	F
 FPGA Enabled Deep Learning Accelerator for Multiclass Electrocardiogram Classification	·)
Implementation of Reconfigurable Deep Learning Accelerator (RDLA) on PolarFire SoC	3
Deep Learning-Based Channel Estimation on System on Chip)
 Approximate Multiplier for Optimized Power and Delay	<u>!</u>
 Leveraging PolarFire SoC for Heartbeat Classification Using Convolutional Neural Network	F

ADAS Pothole Detection System Using FPGA Nanda Kumar Bvn (BITS Pilani. KK Birla Goa Camvus). Soham Girish	56
Kulkarni (BITS Pilani, KK Birla Goa Campus), Shlok Kakkar (BITS	
Pilani, KK Birla Goa Campus), and Kizheppatt Vipin (BITS Pilani, KK	
Birla Goa Campus)	

Author Index		
--------------	--	--